vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 13:10:49 on May 26,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 41, found 40.
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 168
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 44
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(210)
#    Time: 3849090 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 210
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 41, found 40.
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 168
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 44
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(210)
#    Time: 3849090 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 210
add wave -position insertpoint sim:/TB/*
run -all
# Break key hit
# Break in Module my_register at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Register.v line 18
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 41, found 40.
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 168
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 44
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 41, found 40.
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 168
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 44
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(210)
#    Time: 3849090 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 210
add wave -position insertpoint sim:/TB/dp/*
add wave -position insertpoint sim:/TB/c/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 41, found 40.
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 168
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 44
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(210)
#    Time: 3849090 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 210
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 41, found 40.
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 168
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 44
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(210)
#    Time: 3849090 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 210
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/TB/dp/ins_col_par/*
add wave -position insertpoint sim:/TB/dp/ins_col_par/Ireg/*
add wave -position insertpoint sim:/TB/dp/ins_col_par/Jreg/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 41, found 40.
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 168
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 44
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(210)
#    Time: 3849090 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 210
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v failed with 3 errors.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 1 failed with 3 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 116
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 44
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(213)
#    Time: 404610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 213
# WARNING: No extended dataflow license exists
add wave -position end  sim:/TB/c/next_par
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 116
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 44
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(214)
#    Time: 404610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 214
add wave -position insertpoint sim:/TB/dp/ins_col_par/parity_prev_reg/*
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(216)
#    Time: 404610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 216
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(216)
#    Time: 404610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 216
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(216)
#    Time: 404610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 216
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
run -all
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(216)
#    Time: 404610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 216
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v failed with 1 errors.
# 15 compiles, 1 failed with 1 error.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 59
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 66
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(216)
#    Time: 404610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 216
add wave -position end  sim:/TB/dp/ins_col_par/currSlice
add wave -position 35  sim:/TB/dp/ins_col_par/prevSlice
add wave -position 99  sim:/TB/dp/ins_col_par/cpIdx
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(216)
#    Time: 308610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 216
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(215)
#    Time: 299610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 215
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 169
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(215)
#    Time: 299610 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 215
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v failed with 1 errors.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v failed with 2 errors.
# Compile of ColParModule.v was successful.
# 15 compiles, 2 failed with 3 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v failed with 1 errors.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v failed with 2 errors.
# 16 compiles, 2 failed with 3 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v failed with 3 errors.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 1 failed with 3 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.TB
# End time: 18:40:55 on May 26,2022, Elapsed time: 5:30:06
# Errors: 0, Warnings: 20
# vsim -gui work.TB 
# Start time: 18:40:55 on May 26,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Error: (vsim-3033) Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB/dp/ins_rotate_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 30
#         Searched libraries:
#             C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/work
# Error loading design
# End time: 18:40:56 on May 26,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 18:41:54 on May 26,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 39
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ins_rotate_module'.  Expected 7, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 43
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'newLane'.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 43
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(43): [TFMPC] - Missing connection for port 'initRotate'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ZCounterInReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/ZCounterInReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 30
# Error loading design
# End time: 18:41:55 on May 26,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 19
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 18:43:02 on May 26,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 39
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ins_rotate_module'.  Expected 7, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 43
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(43): [TFMPC] - Missing connection for port 'initRotate'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ZCounterInReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/ZCounterInReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 30
add wave -position end  sim:/TB/c/ps
add wave -position end  sim:/TB/c/ns
add wave -position end  sim:/TB/dp/ins_rotate_module/newLane
add wave -position end  sim:/TB/dp/ins_rotate_module/finishLane
add wave -position end  sim:/TB/dp/ins_rotate_module/laneInput
add wave -position end  sim:/TB/dp/ins_rotate_module/laneid
add wave -position end  sim:/TB/dp/ins_rotate_module/tTable
add wave -position end  sim:/TB/dp/ins_rotate_module/zCounter
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 39
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ins_rotate_module'.  Expected 7, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 43
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(43): [TFMPC] - Missing connection for port 'initRotate'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ZCounterInReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/ZCounterInReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 30
add wave -position end  sim:/TB/initRotate
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 39
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ins_rotate_module'.  Expected 7, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 43
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(43): [TFMPC] - Missing connection for port 'initRotate'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ZCounterInReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/ZCounterInReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 30
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(229)
#    Time: 463110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 229
add wave -position end  sim:/TB/lane
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 39
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ins_rotate_module'.  Expected 7, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 43
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(43): [TFMPC] - Missing connection for port 'initRotate'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ZCounterInReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/ZCounterInReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 30
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(229)
#    Time: 463110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 229
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Fatal: (vsim-3365) Too many port connections. Expected 13, found 14.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# FATAL ERROR while loading design
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 18:43:02 on May 26,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ins_rotate_module'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 44
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(44): [TFMPC] - Missing connection for port 'initRotate'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ZCounterInReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/ZCounterInReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (6) for port 'ld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 35
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 463110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
add wave -position end  sim:/TB/dp/ins_rotate_module/zCounter
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ins_rotate_module'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 44
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(44): [TFMPC] - Missing connection for port 'initRotate'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'ld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 463110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'ld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 463110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run -all
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Break key hit
# Simulation stop requested.
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'ld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'ld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'ld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 15313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
# Break key hit
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'ld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 6313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
run -all
# Break key hit
# Simulation stop requested.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'ld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 6313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
add wave -position insertpoint sim:/TB/dp/ins_rotate_module/z_counter_ins/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'ld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_rotate_module/z_counter_ins File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/RotateModule.v Line: 33
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 6313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 6313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 6313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
add wave -position end  sim:/TB/c/RenCount
add wave -position end  sim:/TB/c/RloadCount
add wave -position end  sim:/TB/c/RcoutCount
add wave -position end  sim:/TB/c/Rstep
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 6313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccR File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 6313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 6313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 40
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(231)
#    Time: 6313110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 231
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v failed with 5 errors.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# Compile of EncoderModule.v failed with 2 errors.
# 17 compiles, 2 failed with 7 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v failed with 5 errors.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# Compile of EncoderModule.v failed with 6 errors.
# 17 compiles, 2 failed with 11 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v failed with 5 errors.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# Compile of EncoderModule.v was successful.
# 17 compiles, 1 failed with 5 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v failed with 2 errors.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# Compile of EncoderModule.v was successful.
# 17 compiles, 1 failed with 2 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# Compile of EncoderModule.v was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# Loading work.EncoderModule
# Loading work.IJMux
# ** Error: (vsim-3033) Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 49
#         Searched libraries:
#             C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/work
# Loading work.MemoryBlock
# ** Error: (vsim-3033) Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 57
#         Searched libraries:
#             C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/work
# ** Error: (vsim-3033) Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 60
#         Searched libraries:
#             C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/work
# ** Error: (vsim-3033) Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 67
#         Searched libraries:
#             C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/work
# ** Error: (vsim-3033) Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 74
#         Searched libraries:
#             C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/work
# ** Error: (vsim-3033) Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 76
#         Searched libraries:
#             C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/work
# Loading work.Subtractor
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# Compile of EncoderModule.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 18:43:02 on May 26,2022
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# Loading work.EncoderModule
# Loading work.IJMux
# Loading work.MemoryBlock
# Loading work.Subtractor
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 77
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'encoder_module'.  Expected 26, found 20.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 84
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'mem'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'sign3j'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'signeq'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'done'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'sign'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'eq'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/multiplyI5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 47
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'indexMemReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/indexMemReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 49
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'valmy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/valmy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 57
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jmy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/Jmy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/multiplyI3 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 65
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'regTillPositive'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/regTillPositive File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'my_registerLastIndex'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/my_registerLastIndex File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 74
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Imy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/Imy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/twiceNextI File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 83
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(264)
#    Time: 10153110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 264
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position end  sim:/TB/sign
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 77
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'encoder_module'.  Expected 26, found 20.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 84
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'mem'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'sign3j'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'signeq'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'done'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'sign'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'eq'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/multiplyI5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 47
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'indexMemReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/indexMemReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 49
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'valmy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/valmy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 57
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jmy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/Jmy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/multiplyI3 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 65
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'regTillPositive'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/regTillPositive File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'my_registerLastIndex'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/my_registerLastIndex File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 74
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Imy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/Imy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/twiceNextI File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 83
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(264)
#    Time: 10153110 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 264
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# Compile of EncoderModule.v was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# Loading work.EncoderModule
# Loading work.IJMux
# Loading work.MemoryBlock
# Loading work.Subtractor
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 77
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'encoder_module'.  Expected 26, found 20.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 84
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'mem'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'sign3j'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'signeq'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'done'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'sign'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'eq'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/multiplyI5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 47
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'indexMemReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/indexMemReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 49
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'valmy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/valmy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 57
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jmy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/Jmy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/multiplyI3 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 65
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'regTillPositive'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/regTillPositive File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'my_registerLastIndex'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/my_registerLastIndex File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 74
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Imy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/Imy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/twiceNextI File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 83
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(273)
#    Time: 10153200 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 273
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of IJMux.v was successful.
# Compile of Initer.v was successful.
# Compile of MemoryBlock.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of Mux.v was successful.
# Compile of Register.v was successful.
# Compile of Shifter.v was successful.
# Compile of Subtractor.v was successful.
# Compile of TB.v was successful.
# Compile of ColParModule.v was successful.
# Compile of RotateModule.v was successful.
# Compile of EncoderModule.v was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Controller
# Loading work.Counter
# Loading work.Datapath
# Loading work.ColParModule
# Loading work.my_register
# Loading work.Shifter
# Loading work.Adder
# Loading work.RotateModule
# Loading work.EncoderModule
# Loading work.IJMux
# Loading work.MemoryBlock
# Loading work.Subtractor
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'KCP'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'initld'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Counter.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /TB/c/ccReval File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Controller.v Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (1) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (25) for port 'ld_prev'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 77
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Ireg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Ireg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 45
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jreg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/Jreg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparMultiplyJ5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPnewSliceUpdater'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/CPnewSliceUpdater File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 60
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'parity_prev_reg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/parity_prev_reg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i1'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'i2'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/ins_col_par/colparJIndexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/ColParModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'encoder_module'.  Expected 26, found 20.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v Line: 84
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'mem'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'sign3j'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'signeq'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'done'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'sign'.
# ** Warning: (vsim-3722) C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Datapath.v(84): [TFMPC] - Missing connection for port 'eq'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/multiplyI5 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/indexAdder File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 47
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'indexMemReg'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/indexMemReg File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 49
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'valmy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/valmy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 57
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Jmy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/Jmy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'a'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Adder.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/multiplyI3 File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 65
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'regTillPositive'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/regTillPositive File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'my_registerLastIndex'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/my_registerLastIndex File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 74
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Imy_register'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/Imy_register File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'out'. The port definition is at: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/Subtractor.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /TB/dp/encoder_module/twiceNextI File: C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/EncoderModule.v Line: 83
run -all
# ** Note: $stop    : C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v(273)
#    Time: 10153350 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/AryanSM/Desktop/Aryan/University/CAD/CAD/2/TB.v line 273
