"h:\fpga\secd\activehdl\secd\synthesis\secd_fep_trenz.vhd" secd_post_synthesis 1 0 0
. . 0 0 0