# ******************************************************************************

# iCEcube Static Timer

# Version:            2016.12.27910

# Build Date:         Dec 21 2016 17:45:11

# File Generated:     Apr 1 2017 16:19:37

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for uart_rx_fsm|i_clk
		4.2::Critical Path Report for uart_rx_fsm|i_rx_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (uart_rx_fsm|i_clk:R vs. uart_rx_fsm|i_clk:R)
		5.2::Critical Path Report for (uart_rx_fsm|i_rx_clk:R vs. uart_rx_fsm|i_rx_clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_clear_linestatusreg
			6.1.2::Path details for port: i_clear_rxdataready
			6.1.3::Path details for port: i_int_serial_data
			6.1.4::Path details for port: i_loopback_en
			6.1.5::Path details for port: i_no_of_data_bits[0]
			6.1.6::Path details for port: i_no_of_data_bits[1]
			6.1.7::Path details for port: i_parity_en
			6.1.8::Path details for port: i_parity_even
			6.1.9::Path details for port: i_rst
			6.1.10::Path details for port: i_serial_data
			6.1.11::Path details for port: i_start_rx
			6.1.12::Path details for port: i_stick_parity_en
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: bit_sample_en
			6.2.2::Path details for port: o_break_interrupt
			6.2.3::Path details for port: o_framing_error
			6.2.4::Path details for port: o_parity_error
			6.2.5::Path details for port: o_rx_data[0]
			6.2.6::Path details for port: o_rx_data[1]
			6.2.7::Path details for port: o_rx_data[2]
			6.2.8::Path details for port: o_rx_data[3]
			6.2.9::Path details for port: o_rx_data[4]
			6.2.10::Path details for port: o_rx_data[5]
			6.2.11::Path details for port: o_rx_data[6]
			6.2.12::Path details for port: o_rx_data[7]
			6.2.13::Path details for port: o_rx_data_ready
			6.2.14::Path details for port: o_timeout
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_clear_linestatusreg
			6.4.2::Path details for port: i_clear_rxdataready
			6.4.3::Path details for port: i_int_serial_data
			6.4.4::Path details for port: i_loopback_en
			6.4.5::Path details for port: i_no_of_data_bits[0]
			6.4.6::Path details for port: i_no_of_data_bits[1]
			6.4.7::Path details for port: i_parity_en
			6.4.8::Path details for port: i_parity_even
			6.4.9::Path details for port: i_rst
			6.4.10::Path details for port: i_serial_data
			6.4.11::Path details for port: i_start_rx
			6.4.12::Path details for port: i_stick_parity_en
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: bit_sample_en
			6.5.2::Path details for port: o_break_interrupt
			6.5.3::Path details for port: o_framing_error
			6.5.4::Path details for port: o_parity_error
			6.5.5::Path details for port: o_rx_data[0]
			6.5.6::Path details for port: o_rx_data[1]
			6.5.7::Path details for port: o_rx_data[2]
			6.5.8::Path details for port: o_rx_data[3]
			6.5.9::Path details for port: o_rx_data[4]
			6.5.10::Path details for port: o_rx_data[5]
			6.5.11::Path details for port: o_rx_data[6]
			6.5.12::Path details for port: o_rx_data[7]
			6.5.13::Path details for port: o_rx_data_ready
			6.5.14::Path details for port: o_timeout
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 2
Clock: uart_rx_fsm|i_clk     | Frequency: 200.54 MHz  | Target: 151.06 MHz  | 
Clock: uart_rx_fsm|i_rx_clk  | Frequency: 409.72 MHz  | Target: 201.61 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
uart_rx_fsm|i_clk     uart_rx_fsm|i_clk     6620             1633        N/A              N/A         N/A              N/A         N/A              N/A         
uart_rx_fsm|i_clk     uart_rx_fsm|i_rx_clk  False path       False path  False path       False path  False path       False path  False path       False path  
uart_rx_fsm|i_rx_clk  uart_rx_fsm|i_clk     False path       False path  False path       False path  False path       False path  False path       False path  
uart_rx_fsm|i_rx_clk  uart_rx_fsm|i_rx_clk  4960             2519        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port              Clock Port  Setup Times  Clock Reference:Phase   
---------------------  ----------  -----------  ----------------------  
i_clear_linestatusreg  i_clk       808          uart_rx_fsm|i_clk:R     
i_clear_rxdataready    i_clk       808          uart_rx_fsm|i_clk:R     
i_int_serial_data      i_clk       -266         uart_rx_fsm|i_clk:R     
i_loopback_en          i_clk       -294         uart_rx_fsm|i_clk:R     
i_no_of_data_bits[0]   i_clk       2715         uart_rx_fsm|i_clk:R     
i_no_of_data_bits[1]   i_clk       2764         uart_rx_fsm|i_clk:R     
i_parity_en            i_clk       1705         uart_rx_fsm|i_clk:R     
i_parity_even          i_clk       197          uart_rx_fsm|i_clk:R     
i_rst                  i_clk       1502         uart_rx_fsm|i_clk:R     
i_rst                  i_rx_clk    736          uart_rx_fsm|i_rx_clk:R  
i_serial_data          i_clk       -195         uart_rx_fsm|i_clk:R     
i_start_rx             i_clk       1088         uart_rx_fsm|i_clk:R     
i_stick_parity_en      i_clk       1649         uart_rx_fsm|i_clk:R     


                       3.2::Clock to Out
                       -----------------

Data Port          Clock Port  Clock to Out  Clock Reference:Phase  
-----------------  ----------  ------------  ---------------------  
bit_sample_en      i_clk       10734         uart_rx_fsm|i_clk:R    
o_break_interrupt  i_clk       9058          uart_rx_fsm|i_clk:R    
o_framing_error    i_clk       10502         uart_rx_fsm|i_clk:R    
o_parity_error     i_clk       10278         uart_rx_fsm|i_clk:R    
o_rx_data[0]       i_clk       9030          uart_rx_fsm|i_clk:R    
o_rx_data[1]       i_clk       9030          uart_rx_fsm|i_clk:R    
o_rx_data[2]       i_clk       8819          uart_rx_fsm|i_clk:R    
o_rx_data[3]       i_clk       8679          uart_rx_fsm|i_clk:R    
o_rx_data[4]       i_clk       8819          uart_rx_fsm|i_clk:R    
o_rx_data[5]       i_clk       8819          uart_rx_fsm|i_clk:R    
o_rx_data[6]       i_clk       8181          uart_rx_fsm|i_clk:R    
o_rx_data[7]       i_clk       8181          uart_rx_fsm|i_clk:R    
o_rx_data_ready    i_clk       10580         uart_rx_fsm|i_clk:R    
o_timeout          i_clk       9387          uart_rx_fsm|i_clk:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port              Clock Port  Hold Times  Clock Reference:Phase   
---------------------  ----------  ----------  ----------------------  
i_clear_linestatusreg  i_clk       -127        uart_rx_fsm|i_clk:R     
i_clear_rxdataready    i_clk       -127        uart_rx_fsm|i_clk:R     
i_int_serial_data      i_clk       932         uart_rx_fsm|i_clk:R     
i_loopback_en          i_clk       932         uart_rx_fsm|i_clk:R     
i_no_of_data_bits[0]   i_clk       -183        uart_rx_fsm|i_clk:R     
i_no_of_data_bits[1]   i_clk       -183        uart_rx_fsm|i_clk:R     
i_parity_en            i_clk       189         uart_rx_fsm|i_clk:R     
i_parity_even          i_clk       392         uart_rx_fsm|i_clk:R     
i_rst                  i_rx_clk    -273        uart_rx_fsm|i_rx_clk:R  
i_rst                  i_clk       -1039       uart_rx_fsm|i_clk:R     
i_serial_data          i_clk       932         uart_rx_fsm|i_clk:R     
i_start_rx             i_clk       -127        uart_rx_fsm|i_clk:R     
i_stick_parity_en      i_clk       -1039       uart_rx_fsm|i_clk:R     


               3.5::Minimum Clock to Out
               -------------------------

Data Port          Clock Port  Minimum Clock to Out  Clock Reference:Phase  
-----------------  ----------  --------------------  ---------------------  
bit_sample_en      i_clk       10244                 uart_rx_fsm|i_clk:R    
o_break_interrupt  i_clk       8736                  uart_rx_fsm|i_clk:R    
o_framing_error    i_clk       9613                  uart_rx_fsm|i_clk:R    
o_parity_error     i_clk       9648                  uart_rx_fsm|i_clk:R    
o_rx_data[0]       i_clk       8708                  uart_rx_fsm|i_clk:R    
o_rx_data[1]       i_clk       8708                  uart_rx_fsm|i_clk:R    
o_rx_data[2]       i_clk       8519                  uart_rx_fsm|i_clk:R    
o_rx_data[3]       i_clk       8337                  uart_rx_fsm|i_clk:R    
o_rx_data[4]       i_clk       8519                  uart_rx_fsm|i_clk:R    
o_rx_data[5]       i_clk       8519                  uart_rx_fsm|i_clk:R    
o_rx_data[6]       i_clk       7825                  uart_rx_fsm|i_clk:R    
o_rx_data[7]       i_clk       7825                  uart_rx_fsm|i_clk:R    
o_rx_data_ready    i_clk       10104                 uart_rx_fsm|i_clk:R    
o_timeout          i_clk       9080                  uart_rx_fsm|i_clk:R    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for uart_rx_fsm|i_clk
***********************************************
Clock: uart_rx_fsm|i_clk
Frequency: 200.54 MHz | Target: 151.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_8_LC_4_12_2/ce
Capture Clock    : rx_data_8_LC_4_12_2/clk
Setup Constraint : 6620p
Path slack       : 1633p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   4447
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7448
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__661/I                                             Odrv12                         0              5295   1633  RISE       1
I__661/O                                             Odrv12                       491              5786   1633  RISE       1
I__663/I                                             Sp12to4                        0              5786   1633  RISE       1
I__663/O                                             Sp12to4                      428              6214   1633  RISE       1
I__667/I                                             Span4Mux_h                     0              6214   1633  RISE       1
I__667/O                                             Span4Mux_h                   302              6515   1633  RISE       1
I__670/I                                             LocalMux                       0              6515   1633  RISE       1
I__670/O                                             LocalMux                     330              6845   1633  RISE       1
I__672/I                                             CEMux                          0              6845   1633  RISE       1
I__672/O                                             CEMux                        603              7448   1633  RISE       1
rx_data_8_LC_4_12_2/ce                               LogicCell40_SEQ_MODE_1010      0              7448   1633  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1


===================================================================== 
4.2::Critical Path Report for uart_rx_fsm|i_rx_clk
**************************************************
Clock: uart_rx_fsm|i_rx_clk
Frequency: 409.72 MHz | Target: 201.61 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_3_LC_4_13_2/lcout
Path End         : rx_sampling_counter_3_LC_4_13_2/in3
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Setup Constraint : 4960p
Path slack       : 2520p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7914

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5394
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_3_LC_4_13_2/lcout        LogicCell40_SEQ_MODE_1010    540              3767   2519  RISE       3
I__845/I                                     LocalMux                       0              3767   2519  RISE       1
I__845/O                                     LocalMux                     330              4097   2519  RISE       1
I__848/I                                     InMux                          0              4097   2519  RISE       1
I__848/O                                     InMux                        259              4356   2519  RISE       1
rx_sampling_counter_RNO_0_3_LC_4_12_6/in0    LogicCell40_SEQ_MODE_0000      0              4356   2519  RISE       1
rx_sampling_counter_RNO_0_3_LC_4_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              4805   2519  RISE       1
I__857/I                                     LocalMux                       0              4805   2519  RISE       1
I__857/O                                     LocalMux                     330              5135   2519  RISE       1
I__858/I                                     InMux                          0              5135   2519  RISE       1
I__858/O                                     InMux                        259              5394   2519  RISE       1
rx_sampling_counter_3_LC_4_13_2/in3          LogicCell40_SEQ_MODE_1010      0              5394   2519  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (uart_rx_fsm|i_clk:R vs. uart_rx_fsm|i_clk:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_8_LC_4_12_2/ce
Capture Clock    : rx_data_8_LC_4_12_2/clk
Setup Constraint : 6620p
Path slack       : 1633p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   4447
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7448
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__661/I                                             Odrv12                         0              5295   1633  RISE       1
I__661/O                                             Odrv12                       491              5786   1633  RISE       1
I__663/I                                             Sp12to4                        0              5786   1633  RISE       1
I__663/O                                             Sp12to4                      428              6214   1633  RISE       1
I__667/I                                             Span4Mux_h                     0              6214   1633  RISE       1
I__667/O                                             Span4Mux_h                   302              6515   1633  RISE       1
I__670/I                                             LocalMux                       0              6515   1633  RISE       1
I__670/O                                             LocalMux                     330              6845   1633  RISE       1
I__672/I                                             CEMux                          0              6845   1633  RISE       1
I__672/O                                             CEMux                        603              7448   1633  RISE       1
rx_data_8_LC_4_12_2/ce                               LogicCell40_SEQ_MODE_1010      0              7448   1633  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1


5.2::Critical Path Report for (uart_rx_fsm|i_rx_clk:R vs. uart_rx_fsm|i_rx_clk:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_3_LC_4_13_2/lcout
Path End         : rx_sampling_counter_3_LC_4_13_2/in3
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Setup Constraint : 4960p
Path slack       : 2520p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7914

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5394
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_3_LC_4_13_2/lcout        LogicCell40_SEQ_MODE_1010    540              3767   2519  RISE       3
I__845/I                                     LocalMux                       0              3767   2519  RISE       1
I__845/O                                     LocalMux                     330              4097   2519  RISE       1
I__848/I                                     InMux                          0              4097   2519  RISE       1
I__848/O                                     InMux                        259              4356   2519  RISE       1
rx_sampling_counter_RNO_0_3_LC_4_12_6/in0    LogicCell40_SEQ_MODE_0000      0              4356   2519  RISE       1
rx_sampling_counter_RNO_0_3_LC_4_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              4805   2519  RISE       1
I__857/I                                     LocalMux                       0              4805   2519  RISE       1
I__857/O                                     LocalMux                     330              5135   2519  RISE       1
I__858/I                                     InMux                          0              5135   2519  RISE       1
I__858/O                                     InMux                        259              5394   2519  RISE       1
rx_sampling_counter_3_LC_4_13_2/in3          LogicCell40_SEQ_MODE_1010      0              5394   2519  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_clear_linestatusreg
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_clear_linestatusreg
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : 808


Data Path Delay                2799
+ Setup Time                    470
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  808

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clear_linestatusreg                           uart_rx_fsm                0      0                  RISE  1       
i_clear_linestatusreg_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_clear_linestatusreg_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_clear_linestatusreg_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_clear_linestatusreg_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__836/I                                        Odrv4                      0      1207               RISE  1       
I__836/O                                        Odrv4                      351    1558               RISE  1       
I__837/I                                        Span4Mux_v                 0      1558               RISE  1       
I__837/O                                        Span4Mux_v                 351    1909               RISE  1       
I__838/I                                        Span4Mux_h                 0      1909               RISE  1       
I__838/O                                        Span4Mux_h                 302    2210               RISE  1       
I__839/I                                        LocalMux                   0      2210               RISE  1       
I__839/O                                        LocalMux                   330    2540               RISE  1       
I__840/I                                        InMux                      0      2540               RISE  1       
I__840/O                                        InMux                      259    2799               RISE  1       
clear_line_status_LC_5_9_4/in0                  LogicCell40_SEQ_MODE_1010  0      2799               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1064/I                                           ClkMux                     0      2153               RISE  1       
I__1064/O                                           ClkMux                     309    2461               RISE  1       
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.1.2::Path details for port: i_clear_rxdataready
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_clear_rxdataready
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : 808


Data Path Delay                2799
+ Setup Time                    470
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  808

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clear_rxdataready                           uart_rx_fsm                0      0                  RISE  1       
i_clear_rxdataready_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_clear_rxdataready_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_clear_rxdataready_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_clear_rxdataready_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__564/I                                      Odrv4                      0      1207               RISE  1       
I__564/O                                      Odrv4                      351    1558               RISE  1       
I__565/I                                      Span4Mux_v                 0      1558               RISE  1       
I__565/O                                      Span4Mux_v                 351    1909               RISE  1       
I__566/I                                      Span4Mux_h                 0      1909               RISE  1       
I__566/O                                      Span4Mux_h                 302    2210               RISE  1       
I__567/I                                      LocalMux                   0      2210               RISE  1       
I__567/O                                      LocalMux                   330    2540               RISE  1       
I__569/I                                      InMux                      0      2540               RISE  1       
I__569/O                                      InMux                      259    2799               RISE  1       
clear_data_ready_LC_2_10_4/in0                LogicCell40_SEQ_MODE_1010  0      2799               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1060/I                                           ClkMux                     0      2153               RISE  1       
I__1060/O                                           ClkMux                     309    2461               RISE  1       
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.1.3::Path details for port: i_int_serial_data
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_int_serial_data
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : -266


Data Path Delay                1796
+ Setup Time                    400
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 -266

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_int_serial_data                           uart_rx_fsm                0      0                  RISE  1       
i_int_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_int_serial_data_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_int_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_int_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__211/I                                    LocalMux                   0      1207               RISE  1       
I__211/O                                    LocalMux                   330    1537               RISE  1       
I__214/I                                    InMux                      0      1537               RISE  1       
I__214/O                                    InMux                      259    1796               RISE  1       
modem_serial_data_fast_LC_1_9_1/in1         LogicCell40_SEQ_MODE_1011  0      1796               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

6.1.4::Path details for port: i_loopback_en
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_loopback_en
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : -294


Data Path Delay                1796
+ Setup Time                    372
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 -294

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_loopback_en                           uart_rx_fsm                0      0                  RISE  1       
i_loopback_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_loopback_en_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_loopback_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_loopback_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__215/I                                LocalMux                   0      1207               RISE  1       
I__215/O                                LocalMux                   330    1537               RISE  1       
I__216/I                                InMux                      0      1537               RISE  1       
I__216/O                                InMux                      259    1796               RISE  1       
I__219/I                                CascadeMux                 0      1796               RISE  1       
I__219/O                                CascadeMux                 0      1796               RISE  1       
modem_serial_data_LC_1_9_0/in2          LogicCell40_SEQ_MODE_1011  0      1796               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

6.1.5::Path details for port: i_no_of_data_bits[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_no_of_data_bits[0]
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : 2715


Data Path Delay                4805
+ Setup Time                    372
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2715

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_no_of_data_bits[0]                          uart_rx_fsm                0      0                  RISE  1       
i_no_of_data_bits_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_no_of_data_bits_ibuf_0_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_no_of_data_bits_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_no_of_data_bits_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__758/I                                      Odrv4                      0      1207               RISE  1       
I__758/O                                      Odrv4                      351    1558               RISE  1       
I__760/I                                      Span4Mux_v                 0      1558               RISE  1       
I__760/O                                      Span4Mux_v                 351    1909               RISE  1       
I__762/I                                      Span4Mux_v                 0      1909               RISE  1       
I__762/O                                      Span4Mux_v                 351    2259               RISE  1       
I__767/I                                      Span4Mux_v                 0      2259               RISE  1       
I__767/O                                      Span4Mux_v                 351    2610               RISE  1       
I__774/I                                      LocalMux                   0      2610               RISE  1       
I__774/O                                      LocalMux                   330    2940               RISE  1       
I__776/I                                      InMux                      0      2940               RISE  1       
I__776/O                                      InMux                      259    3199               RISE  1       
state_fast_RNIE4LE1_6_LC_1_13_6/in1           LogicCell40_SEQ_MODE_0000  0      3199               RISE  1       
state_fast_RNIE4LE1_6_LC_1_13_6/lcout         LogicCell40_SEQ_MODE_0000  400    3599               RISE  2       
I__339/I                                      Odrv4                      0      3599               RISE  1       
I__339/O                                      Odrv4                      351    3949               RISE  1       
I__340/I                                      LocalMux                   0      3949               RISE  1       
I__340/O                                      LocalMux                   330    4279               RISE  1       
I__341/I                                      InMux                      0      4279               RISE  1       
I__341/O                                      InMux                      259    4539               RISE  1       
state_RNO_0_10_LC_2_11_5/in3                  LogicCell40_SEQ_MODE_0000  0      4539               RISE  1       
state_RNO_0_10_LC_2_11_5/ltout                LogicCell40_SEQ_MODE_0000  267    4805               RISE  1       
I__338/I                                      CascadeMux                 0      4805               RISE  1       
I__338/O                                      CascadeMux                 0      4805               RISE  1       
state_10_LC_2_11_6/in2                        LogicCell40_SEQ_MODE_1010  0      4805               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1063/I                                           ClkMux                     0      2153               RISE  1       
I__1063/O                                           ClkMux                     309    2461               RISE  1       
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.1.6::Path details for port: i_no_of_data_bits[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_no_of_data_bits[1]
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : 2764


Data Path Delay                4854
+ Setup Time                    372
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2764

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_no_of_data_bits[1]                          uart_rx_fsm                0      0                  RISE  1       
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__307/I                                      Odrv4                      0      1207               RISE  1       
I__307/O                                      Odrv4                      351    1558               RISE  1       
I__308/I                                      Span4Mux_v                 0      1558               RISE  1       
I__308/O                                      Span4Mux_v                 351    1909               RISE  1       
I__309/I                                      Span4Mux_v                 0      1909               RISE  1       
I__309/O                                      Span4Mux_v                 351    2259               RISE  1       
I__313/I                                      Span4Mux_v                 0      2259               RISE  1       
I__313/O                                      Span4Mux_v                 351    2610               RISE  1       
I__319/I                                      LocalMux                   0      2610               RISE  1       
I__319/O                                      LocalMux                   330    2940               RISE  1       
I__323/I                                      InMux                      0      2940               RISE  1       
I__323/O                                      InMux                      259    3199               RISE  1       
state_fast_RNIE4LE1_6_LC_1_13_6/in0           LogicCell40_SEQ_MODE_0000  0      3199               RISE  1       
state_fast_RNIE4LE1_6_LC_1_13_6/lcout         LogicCell40_SEQ_MODE_0000  449    3648               RISE  2       
I__339/I                                      Odrv4                      0      3648               RISE  1       
I__339/O                                      Odrv4                      351    3999               RISE  1       
I__340/I                                      LocalMux                   0      3999               RISE  1       
I__340/O                                      LocalMux                   330    4328               RISE  1       
I__341/I                                      InMux                      0      4328               RISE  1       
I__341/O                                      InMux                      259    4588               RISE  1       
state_RNO_0_10_LC_2_11_5/in3                  LogicCell40_SEQ_MODE_0000  0      4588               RISE  1       
state_RNO_0_10_LC_2_11_5/ltout                LogicCell40_SEQ_MODE_0000  267    4854               RISE  1       
I__338/I                                      CascadeMux                 0      4854               RISE  1       
I__338/O                                      CascadeMux                 0      4854               RISE  1       
state_10_LC_2_11_6/in2                        LogicCell40_SEQ_MODE_1010  0      4854               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1063/I                                           ClkMux                     0      2153               RISE  1       
I__1063/O                                           ClkMux                     309    2461               RISE  1       
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.1.7::Path details for port: i_parity_en
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_parity_en
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : 1705


Data Path Delay                3767
+ Setup Time                    400
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 1705

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_parity_en                           uart_rx_fsm                0      0                  RISE  1       
i_parity_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_parity_en_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_parity_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_parity_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__942/I                              Odrv4                      0      1207               RISE  1       
I__942/O                              Odrv4                      351    1558               RISE  1       
I__944/I                              Span4Mux_h                 0      1558               RISE  1       
I__944/O                              Span4Mux_h                 302    1859               RISE  1       
I__946/I                              Span4Mux_v                 0      1859               RISE  1       
I__946/O                              Span4Mux_v                 351    2210               RISE  1       
I__949/I                              LocalMux                   0      2210               RISE  1       
I__949/O                              LocalMux                   330    2540               RISE  1       
I__951/I                              InMux                      0      2540               RISE  1       
I__951/O                              InMux                      259    2799               RISE  1       
I__952/I                              CascadeMux                 0      2799               RISE  1       
I__952/O                              CascadeMux                 0      2799               RISE  1       
parity_error_RNO_1_LC_5_12_2/in2      LogicCell40_SEQ_MODE_0000  0      2799               RISE  1       
parity_error_RNO_1_LC_5_12_2/lcout    LogicCell40_SEQ_MODE_0000  379    3178               RISE  1       
I__1241/I                             LocalMux                   0      3178               RISE  1       
I__1241/O                             LocalMux                   330    3508               RISE  1       
I__1242/I                             InMux                      0      3508               RISE  1       
I__1242/O                             InMux                      259    3767               RISE  1       
parity_error_LC_5_13_2/in1            LogicCell40_SEQ_MODE_1010  0      3767               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1077/I                                           ClkMux                     0      2153               RISE  1       
I__1077/O                                           ClkMux                     309    2461               RISE  1       
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.1.8::Path details for port: i_parity_even
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_parity_even
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : 197


Data Path Delay                2287
+ Setup Time                    372
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  197

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_parity_even                           uart_rx_fsm                0      0                  RISE  1       
i_parity_even_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_parity_even_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_parity_even_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_parity_even_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__1237/I                               Odrv12                     0      1207               RISE  1       
I__1237/O                               Odrv12                     491    1698               RISE  1       
I__1238/I                               LocalMux                   0      1698               RISE  1       
I__1238/O                               LocalMux                   330    2028               RISE  1       
I__1239/I                               InMux                      0      2028               RISE  1       
I__1239/O                               InMux                      259    2287               RISE  1       
I__1240/I                               CascadeMux                 0      2287               RISE  1       
I__1240/O                               CascadeMux                 0      2287               RISE  1       
parity_error_LC_5_13_2/in2              LogicCell40_SEQ_MODE_1010  0      2287               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1077/I                                           ClkMux                     0      2153               RISE  1       
I__1077/O                                           ClkMux                     309    2461               RISE  1       
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.1.9::Path details for port: i_rst     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_rst
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : 1502


Data Path Delay                3963
+ Setup Time                      0
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 1502

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rst                                         uart_rx_fsm                0      0                  RISE  1       
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__167/I                                      Odrv4                      0      1207               RISE  1       
I__167/O                                      Odrv4                      351    1558               RISE  1       
I__168/I                                      Span4Mux_v                 0      1558               RISE  1       
I__168/O                                      Span4Mux_v                 351    1909               RISE  1       
I__169/I                                      Span4Mux_s3_h              0      1909               RISE  1       
I__169/O                                      Span4Mux_s3_h              231    2140               RISE  1       
I__170/I                                      LocalMux                   0      2140               RISE  1       
I__170/O                                      LocalMux                   330    2470               RISE  1       
I__171/I                                      IoInMux                    0      2470               RISE  1       
I__171/O                                      IoInMux                    259    2729               RISE  1       
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2729               RISE  1       
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    3346               RISE  65      
I__1021/I                                     gio2CtrlBuf                0      3346               RISE  1       
I__1021/O                                     gio2CtrlBuf                0      3346               RISE  1       
I__1022/I                                     GlobalMux                  0      3346               RISE  1       
I__1022/O                                     GlobalMux                  154    3501               RISE  1       
I__1023/I                                     SRMux                      0      3501               RISE  1       
I__1023/O                                     SRMux                      463    3963               RISE  1       
o_rx_dataZ0Z_4_LC_1_8_7/sr                    LogicCell40_SEQ_MODE_1010  0      3963               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_rst
Clock Port        : i_rx_clk
Clock Reference   : uart_rx_fsm|i_rx_clk:R
Setup Time        : 736


Data Path Delay                3963
+ Setup Time                      0
- Capture Clock Path Delay    -3227
---------------------------- ------
Setup to Clock                  736

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rst                                         uart_rx_fsm                0      0                  RISE  1       
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__167/I                                      Odrv4                      0      1207               RISE  1       
I__167/O                                      Odrv4                      351    1558               RISE  1       
I__168/I                                      Span4Mux_v                 0      1558               RISE  1       
I__168/O                                      Span4Mux_v                 351    1909               RISE  1       
I__169/I                                      Span4Mux_s3_h              0      1909               RISE  1       
I__169/O                                      Span4Mux_s3_h              231    2140               RISE  1       
I__170/I                                      LocalMux                   0      2140               RISE  1       
I__170/O                                      LocalMux                   330    2470               RISE  1       
I__171/I                                      IoInMux                    0      2470               RISE  1       
I__171/O                                      IoInMux                    259    2729               RISE  1       
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2729               RISE  1       
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    3346               RISE  65      
I__1021/I                                     gio2CtrlBuf                0      3346               RISE  1       
I__1021/O                                     gio2CtrlBuf                0      3346               RISE  1       
I__1022/I                                     GlobalMux                  0      3346               RISE  1       
I__1022/O                                     GlobalMux                  154    3501               RISE  1       
I__1044/I                                     SRMux                      0      3501               RISE  1       
I__1044/O                                     SRMux                      463    3963               RISE  1       
rx_sampling_counter_0_LC_4_13_3/sr            LogicCell40_SEQ_MODE_1010  0      3963               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rx_clk                                        uart_rx_fsm                0      0                  RISE  1       
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                     590    590                RISE  1       
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__1013/I                                       Odrv4                      0      1207               RISE  1       
I__1013/O                                       Odrv4                      351    1558               RISE  1       
I__1015/I                                       LocalMux                   0      1558               RISE  1       
I__1015/O                                       LocalMux                   330    1887               RISE  1       
I__1017/I                                       IoInMux                    0      1887               RISE  1       
I__1017/O                                       IoInMux                    259    2147               RISE  1       
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2147               RISE  1       
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                     617    2764               RISE  5       
I__841/I                                        gio2CtrlBuf                0      2764               RISE  1       
I__841/O                                        gio2CtrlBuf                0      2764               RISE  1       
I__842/I                                        GlobalMux                  0      2764               RISE  1       
I__842/O                                        GlobalMux                  154    2918               RISE  1       
I__843/I                                        ClkMux                     0      2918               RISE  1       
I__843/O                                        ClkMux                     309    3227               RISE  1       
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010  0      3227               RISE  1       

6.1.10::Path details for port: i_serial_data
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_serial_data
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : -195


Data Path Delay                1796
+ Setup Time                    470
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 -195

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_serial_data                           uart_rx_fsm                0      0                  RISE  1       
i_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_serial_data_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__221/I                                LocalMux                   0      1207               RISE  1       
I__221/O                                LocalMux                   330    1537               RISE  1       
I__223/I                                InMux                      0      1537               RISE  1       
I__223/O                                InMux                      259    1796               RISE  1       
modem_serial_data_LC_1_9_0/in0          LogicCell40_SEQ_MODE_1011  0      1796               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

6.1.11::Path details for port: i_start_rx
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_start_rx
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : 1088


Data Path Delay                3150
+ Setup Time                    400
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 1088

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_start_rx                           uart_rx_fsm                0      0                  RISE  1       
i_start_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_start_rx_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_start_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_start_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__828/I                             Odrv4                      0      1207               RISE  1       
I__828/O                             Odrv4                      351    1558               RISE  1       
I__829/I                             Span4Mux_v                 0      1558               RISE  1       
I__829/O                             Span4Mux_v                 351    1909               RISE  1       
I__830/I                             Span4Mux_h                 0      1909               RISE  1       
I__830/O                             Span4Mux_h                 302    2210               RISE  1       
I__832/I                             Span4Mux_v                 0      2210               RISE  1       
I__832/O                             Span4Mux_v                 351    2561               RISE  1       
I__834/I                             LocalMux                   0      2561               RISE  1       
I__834/O                             LocalMux                   330    2890               RISE  1       
I__835/I                             InMux                      0      2890               RISE  1       
I__835/O                             InMux                      259    3150               RISE  1       
clear_line_status_LC_5_9_4/in1       LogicCell40_SEQ_MODE_1010  0      3150               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1064/I                                           ClkMux                     0      2153               RISE  1       
I__1064/O                                           ClkMux                     309    2461               RISE  1       
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.1.12::Path details for port: i_stick_parity_en
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_stick_parity_en
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Setup Time        : 1649


Data Path Delay                3837
+ Setup Time                    274
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 1649

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_stick_parity_en                           uart_rx_fsm                0      0                  RISE  1       
i_stick_parity_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_stick_parity_en_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_stick_parity_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_stick_parity_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__936/I                                    Odrv4                      0      1207               RISE  1       
I__936/O                                    Odrv4                      351    1558               RISE  1       
I__937/I                                    Span4Mux_h                 0      1558               RISE  1       
I__937/O                                    Span4Mux_h                 302    1859               RISE  1       
I__938/I                                    Span4Mux_v                 0      1859               RISE  1       
I__938/O                                    Span4Mux_v                 351    2210               RISE  1       
I__939/I                                    LocalMux                   0      2210               RISE  1       
I__939/O                                    LocalMux                   330    2540               RISE  1       
I__940/I                                    InMux                      0      2540               RISE  1       
I__940/O                                    InMux                      259    2799               RISE  1       
parity_error_RNO_0_LC_5_12_3/in0            LogicCell40_SEQ_MODE_0000  0      2799               RISE  1       
parity_error_RNO_0_LC_5_12_3/lcout          LogicCell40_SEQ_MODE_0000  449    3248               RISE  1       
I__1235/I                                   LocalMux                   0      3248               RISE  1       
I__1235/O                                   LocalMux                   330    3578               RISE  1       
I__1236/I                                   InMux                      0      3578               RISE  1       
I__1236/O                                   InMux                      259    3837               RISE  1       
parity_error_LC_5_13_2/in3                  LogicCell40_SEQ_MODE_1010  0      3837               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1077/I                                           ClkMux                     0      2153               RISE  1       
I__1077/O                                           ClkMux                     309    2461               RISE  1       
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: bit_sample_en
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : bit_sample_en
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 10734


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              7733
---------------------------- ------
Clock To Out Delay            10734

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1072/I                                           ClkMux                     0      2153               RISE  1       
I__1072/O                                           ClkMux                     309    2461               RISE  1       
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  5       
I__435/I                                             Odrv4                      0      3001               RISE  1       
I__435/O                                             Odrv4                      351    3352               RISE  1       
I__438/I                                             LocalMux                   0      3352               RISE  1       
I__438/O                                             LocalMux                   330    3682               RISE  1       
I__442/I                                             InMux                      0      3682               RISE  1       
I__442/O                                             InMux                      259    3941               RISE  1       
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000  0      3941               RISE  1       
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000  449    4390               RISE  20      
I__1188/I                                            Odrv4                      0      4390               RISE  1       
I__1188/O                                            Odrv4                      351    4741               RISE  1       
I__1206/I                                            Span4Mux_v                 0      4741               RISE  1       
I__1206/O                                            Span4Mux_v                 351    5091               RISE  1       
I__1222/I                                            Span4Mux_s1_h              0      5091               RISE  1       
I__1222/O                                            Span4Mux_s1_h              175    5267               RISE  1       
I__1226/I                                            IoSpan4Mux                 0      5267               RISE  1       
I__1226/O                                            IoSpan4Mux                 288    5554               RISE  1       
I__1228/I                                            LocalMux                   0      5554               RISE  1       
I__1228/O                                            LocalMux                   330    5884               RISE  1       
I__1229/I                                            IoInMux                    0      5884               RISE  1       
I__1229/O                                            IoInMux                    259    6143               RISE  1       
bit_sample_en_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      6143               RISE  1       
bit_sample_en_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   8381               FALL  1       
bit_sample_en_obuf_iopad/DIN                         IO_PAD                     0      8381               FALL  1       
bit_sample_en_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2353   10734              FALL  1       
bit_sample_en                                        uart_rx_fsm                0      10734              FALL  1       

6.2.2::Path details for port: o_break_interrupt
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_break_interrupt
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 9058


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6057
---------------------------- ------
Clock To Out Delay             9058

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1056/I                                           ClkMux                     0      2153               RISE  1       
I__1056/O                                           ClkMux                     309    2461               RISE  1       
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
break_interrupt_LC_2_9_4/lcout               LogicCell40_SEQ_MODE_1010  540    3001               RISE  3       
I__796/I                                     Odrv4                      0      3001               RISE  1       
I__796/O                                     Odrv4                      351    3352               RISE  1       
I__799/I                                     Span4Mux_v                 0      3352               RISE  1       
I__799/O                                     Span4Mux_v                 351    3703               RISE  1       
I__801/I                                     Span4Mux_s1_h              0      3703               RISE  1       
I__801/O                                     Span4Mux_s1_h              175    3878               RISE  1       
I__803/I                                     LocalMux                   0      3878               RISE  1       
I__803/O                                     LocalMux                   330    4208               RISE  1       
I__804/I                                     IoInMux                    0      4208               RISE  1       
I__804/O                                     IoInMux                    259    4467               RISE  1       
o_break_interrupt_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4467               RISE  1       
o_break_interrupt_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6704               FALL  1       
o_break_interrupt_obuf_iopad/DIN             IO_PAD                     0      6704               FALL  1       
o_break_interrupt_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9058               FALL  1       
o_break_interrupt                            uart_rx_fsm                0      9058               FALL  1       

6.2.3::Path details for port: o_framing_error
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_framing_error
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 10502


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              7501
---------------------------- ------
Clock To Out Delay            10502

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1076/I                                           ClkMux                     0      2153               RISE  1       
I__1076/O                                           ClkMux                     309    2461               RISE  1       
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
framing_error_LC_7_10_0/lcout              LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__1079/I                                  Odrv4                      0      3001               RISE  1       
I__1079/O                                  Odrv4                      351    3352               RISE  1       
I__1080/I                                  Span4Mux_v                 0      3352               RISE  1       
I__1080/O                                  Span4Mux_v                 351    3703               RISE  1       
I__1081/I                                  LocalMux                   0      3703               RISE  1       
I__1081/O                                  LocalMux                   330    4032               RISE  1       
I__1082/I                                  InMux                      0      4032               RISE  1       
I__1082/O                                  InMux                      259    4292               RISE  1       
o_framing_error_obuf_RNO_LC_5_12_0/in0     LogicCell40_SEQ_MODE_0000  0      4292               RISE  1       
o_framing_error_obuf_RNO_LC_5_12_0/lcout   LogicCell40_SEQ_MODE_0000  449    4741               RISE  1       
I__963/I                                   Odrv4                      0      4741               RISE  1       
I__963/O                                   Odrv4                      351    5091               RISE  1       
I__964/I                                   Span4Mux_s3_h              0      5091               RISE  1       
I__964/O                                   Span4Mux_s3_h              231    5323               RISE  1       
I__965/I                                   LocalMux                   0      5323               RISE  1       
I__965/O                                   LocalMux                   330    5652               RISE  1       
I__966/I                                   IoInMux                    0      5652               RISE  1       
I__966/O                                   IoInMux                    259    5912               RISE  1       
o_framing_error_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5912               RISE  1       
o_framing_error_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8149               FALL  1       
o_framing_error_obuf_iopad/DIN             IO_PAD                     0      8149               FALL  1       
o_framing_error_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   10502              FALL  1       
o_framing_error                            uart_rx_fsm                0      10502              FALL  1       

6.2.4::Path details for port: o_parity_error
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_parity_error
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 10278


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              7277
---------------------------- ------
Clock To Out Delay            10278

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1056/I                                           ClkMux                     0      2153               RISE  1       
I__1056/O                                           ClkMux                     309    2461               RISE  1       
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
break_interrupt_LC_2_9_4/lcout            LogicCell40_SEQ_MODE_1010  540    3001               RISE  3       
I__795/I                                  Odrv4                      0      3001               RISE  1       
I__795/O                                  Odrv4                      351    3352               RISE  1       
I__798/I                                  Span4Mux_v                 0      3352               RISE  1       
I__798/O                                  Span4Mux_v                 351    3703               RISE  1       
I__800/I                                  LocalMux                   0      3703               RISE  1       
I__800/O                                  LocalMux                   330    4032               RISE  1       
I__802/I                                  InMux                      0      4032               RISE  1       
I__802/O                                  InMux                      259    4292               RISE  1       
o_parity_error_obuf_RNO_LC_4_11_3/in3     LogicCell40_SEQ_MODE_0000  0      4292               RISE  1       
o_parity_error_obuf_RNO_LC_4_11_3/lcout   LogicCell40_SEQ_MODE_0000  316    4607               RISE  1       
I__791/I                                  Odrv12                     0      4607               RISE  1       
I__791/O                                  Odrv12                     491    5098               RISE  1       
I__792/I                                  LocalMux                   0      5098               RISE  1       
I__792/O                                  LocalMux                   330    5428               RISE  1       
I__793/I                                  IoInMux                    0      5428               RISE  1       
I__793/O                                  IoInMux                    259    5688               RISE  1       
o_parity_error_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5688               RISE  1       
o_parity_error_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7925               FALL  1       
o_parity_error_obuf_iopad/DIN             IO_PAD                     0      7925               FALL  1       
o_parity_error_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   10278              FALL  1       
o_parity_error                            uart_rx_fsm                0      10278              FALL  1       

6.2.5::Path details for port: o_rx_data[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[0]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 9030


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6029
---------------------------- ------
Clock To Out Delay             9030

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_0_LC_1_8_6/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__176/I                               Odrv4                      0      3001               RISE  1       
I__176/O                               Odrv4                      351    3352               RISE  1       
I__177/I                               Span4Mux_v                 0      3352               RISE  1       
I__177/O                               Span4Mux_v                 351    3703               RISE  1       
I__178/I                               Span4Mux_s0_h              0      3703               RISE  1       
I__178/O                               Span4Mux_s0_h              147    3850               RISE  1       
I__179/I                               LocalMux                   0      3850               RISE  1       
I__179/O                               LocalMux                   330    4180               RISE  1       
I__180/I                               IoInMux                    0      4180               RISE  1       
I__180/O                               IoInMux                    259    4439               RISE  1       
o_rx_data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4439               RISE  1       
o_rx_data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6676               FALL  1       
o_rx_data_obuf_0_iopad/DIN             IO_PAD                     0      6676               FALL  1       
o_rx_data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   9030               FALL  1       
o_rx_data[0]                           uart_rx_fsm                0      9030               FALL  1       

6.2.6::Path details for port: o_rx_data[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[1]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 9030


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6029
---------------------------- ------
Clock To Out Delay             9030

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__185/I                               Odrv4                      0      3001               RISE  1       
I__185/O                               Odrv4                      351    3352               RISE  1       
I__186/I                               Span4Mux_v                 0      3352               RISE  1       
I__186/O                               Span4Mux_v                 351    3703               RISE  1       
I__187/I                               Span4Mux_s0_h              0      3703               RISE  1       
I__187/O                               Span4Mux_s0_h              147    3850               RISE  1       
I__188/I                               LocalMux                   0      3850               RISE  1       
I__188/O                               LocalMux                   330    4180               RISE  1       
I__189/I                               IoInMux                    0      4180               RISE  1       
I__189/O                               IoInMux                    259    4439               RISE  1       
o_rx_data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4439               RISE  1       
o_rx_data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6676               FALL  1       
o_rx_data_obuf_1_iopad/DIN             IO_PAD                     0      6676               FALL  1       
o_rx_data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   9030               FALL  1       
o_rx_data[1]                           uart_rx_fsm                0      9030               FALL  1       

6.2.7::Path details for port: o_rx_data[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[2]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5818
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_2_LC_1_8_4/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__181/I                               Odrv4                      0      3001               RISE  1       
I__181/O                               Odrv4                      351    3352               RISE  1       
I__182/I                               IoSpan4Mux                 0      3352               RISE  1       
I__182/O                               IoSpan4Mux                 288    3640               RISE  1       
I__183/I                               LocalMux                   0      3640               RISE  1       
I__183/O                               LocalMux                   330    3969               RISE  1       
I__184/I                               IoInMux                    0      3969               RISE  1       
I__184/O                               IoInMux                    259    4229               RISE  1       
o_rx_data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4229               RISE  1       
o_rx_data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6466               FALL  1       
o_rx_data_obuf_2_iopad/DIN             IO_PAD                     0      6466               FALL  1       
o_rx_data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   8819               FALL  1       
o_rx_data[2]                           uart_rx_fsm                0      8819               FALL  1       

6.2.8::Path details for port: o_rx_data[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[3]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8679


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5678
---------------------------- ------
Clock To Out Delay             8679

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_3_LC_1_9_4/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__202/I                               Odrv4                      0      3001               RISE  1       
I__202/O                               Odrv4                      351    3352               RISE  1       
I__203/I                               Span4Mux_s0_h              0      3352               RISE  1       
I__203/O                               Span4Mux_s0_h              147    3499               RISE  1       
I__204/I                               LocalMux                   0      3499               RISE  1       
I__204/O                               LocalMux                   330    3829               RISE  1       
I__205/I                               IoInMux                    0      3829               RISE  1       
I__205/O                               IoInMux                    259    4088               RISE  1       
o_rx_data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4088               RISE  1       
o_rx_data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6326               FALL  1       
o_rx_data_obuf_3_iopad/DIN             IO_PAD                     0      6326               FALL  1       
o_rx_data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2353   8679               FALL  1       
o_rx_data[3]                           uart_rx_fsm                0      8679               FALL  1       

6.2.9::Path details for port: o_rx_data[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[4]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5818
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_4_LC_1_8_7/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__172/I                               Odrv4                      0      3001               RISE  1       
I__172/O                               Odrv4                      351    3352               RISE  1       
I__173/I                               IoSpan4Mux                 0      3352               RISE  1       
I__173/O                               IoSpan4Mux                 288    3640               RISE  1       
I__174/I                               LocalMux                   0      3640               RISE  1       
I__174/O                               LocalMux                   330    3969               RISE  1       
I__175/I                               IoInMux                    0      3969               RISE  1       
I__175/O                               IoInMux                    259    4229               RISE  1       
o_rx_data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4229               RISE  1       
o_rx_data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6466               FALL  1       
o_rx_data_obuf_4_iopad/DIN             IO_PAD                     0      6466               FALL  1       
o_rx_data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2353   8819               FALL  1       
o_rx_data[4]                           uart_rx_fsm                0      8819               FALL  1       

6.2.10::Path details for port: o_rx_data[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[5]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5818
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_5_LC_1_9_7/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__198/I                               Odrv4                      0      3001               RISE  1       
I__198/O                               Odrv4                      351    3352               RISE  1       
I__199/I                               IoSpan4Mux                 0      3352               RISE  1       
I__199/O                               IoSpan4Mux                 288    3640               RISE  1       
I__200/I                               LocalMux                   0      3640               RISE  1       
I__200/O                               LocalMux                   330    3969               RISE  1       
I__201/I                               IoInMux                    0      3969               RISE  1       
I__201/O                               IoInMux                    259    4229               RISE  1       
o_rx_data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4229               RISE  1       
o_rx_data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6466               FALL  1       
o_rx_data_obuf_5_iopad/DIN             IO_PAD                     0      6466               FALL  1       
o_rx_data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2353   8819               FALL  1       
o_rx_data[5]                           uart_rx_fsm                0      8819               FALL  1       

6.2.11::Path details for port: o_rx_data[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[6]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_6_LC_1_8_0/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__192/I                               LocalMux                   0      3001               RISE  1       
I__192/O                               LocalMux                   330    3331               RISE  1       
I__193/I                               IoInMux                    0      3331               RISE  1       
I__193/O                               IoInMux                    259    3590               RISE  1       
o_rx_data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3590               RISE  1       
o_rx_data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5828               FALL  1       
o_rx_data_obuf_6_iopad/DIN             IO_PAD                     0      5828               FALL  1       
o_rx_data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2353   8181               FALL  1       
o_rx_data[6]                           uart_rx_fsm                0      8181               FALL  1       

6.2.12::Path details for port: o_rx_data[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[7]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_7_LC_1_8_1/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__190/I                               LocalMux                   0      3001               RISE  1       
I__190/O                               LocalMux                   330    3331               RISE  1       
I__191/I                               IoInMux                    0      3331               RISE  1       
I__191/O                               IoInMux                    259    3590               RISE  1       
o_rx_data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3590               RISE  1       
o_rx_data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5828               FALL  1       
o_rx_data_obuf_7_iopad/DIN             IO_PAD                     0      5828               FALL  1       
o_rx_data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2353   8181               FALL  1       
o_rx_data[7]                           uart_rx_fsm                0      8181               FALL  1       

6.2.13::Path details for port: o_rx_data_ready
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data_ready
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 10580


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              7579
---------------------------- ------
Clock To Out Delay            10580

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
rx_data_ready_reg1_LC_1_9_5/clk                     LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
rx_data_ready_reg1_LC_1_9_5/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  2       
I__786/I                                   Odrv4                      0      3001               RISE  1       
I__786/O                                   Odrv4                      351    3352               RISE  1       
I__788/I                                   Span4Mux_v                 0      3352               RISE  1       
I__788/O                                   Span4Mux_v                 351    3703               RISE  1       
I__789/I                                   LocalMux                   0      3703               RISE  1       
I__789/O                                   LocalMux                   330    4032               RISE  1       
I__790/I                                   InMux                      0      4032               RISE  1       
I__790/O                                   InMux                      259    4292               RISE  1       
o_rx_data_ready_obuf_RNO_LC_4_11_4/in0     LogicCell40_SEQ_MODE_0000  0      4292               RISE  1       
o_rx_data_ready_obuf_RNO_LC_4_11_4/lcout   LogicCell40_SEQ_MODE_0000  449    4741               RISE  1       
I__777/I                                   Odrv12                     0      4741               RISE  1       
I__777/O                                   Odrv12                     491    5232               RISE  1       
I__778/I                                   Span12Mux_s3_h             0      5232               RISE  1       
I__778/O                                   Span12Mux_s3_h             168    5400               RISE  1       
I__779/I                                   LocalMux                   0      5400               RISE  1       
I__779/O                                   LocalMux                   330    5730               RISE  1       
I__780/I                                   IoInMux                    0      5730               RISE  1       
I__780/O                                   IoInMux                    259    5989               RISE  1       
o_rx_data_ready_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5989               RISE  1       
o_rx_data_ready_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8226               FALL  1       
o_rx_data_ready_obuf_iopad/DIN             IO_PAD                     0      8226               FALL  1       
o_rx_data_ready_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   10580              FALL  1       
o_rx_data_ready                            uart_rx_fsm                0      10580              FALL  1       

6.2.14::Path details for port: o_timeout
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_timeout
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 9387


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6386
---------------------------- ------
Clock To Out Delay             9387

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1067/I                                           ClkMux                     0      2153               RISE  1       
I__1067/O                                           ClkMux                     309    2461               RISE  1       
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
o_timeoutZ0_LC_4_10_1/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__599/I                             Odrv4                      0      3001               FALL  1       
I__599/O                             Odrv4                      372    3373               FALL  1       
I__600/I                             Span4Mux_v                 0      3373               FALL  1       
I__600/O                             Span4Mux_v                 372    3745               FALL  1       
I__601/I                             Span4Mux_s2_h              0      3745               FALL  1       
I__601/O                             Span4Mux_s2_h              203    3948               FALL  1       
I__602/I                             IoSpan4Mux                 0      3948               FALL  1       
I__602/O                             IoSpan4Mux                 323    4271               FALL  1       
I__603/I                             LocalMux                   0      4271               FALL  1       
I__603/O                             LocalMux                   309    4579               FALL  1       
I__604/I                             IoInMux                    0      4579               FALL  1       
I__604/O                             IoInMux                    217    4797               FALL  1       
o_timeout_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4797               FALL  1       
o_timeout_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7034               FALL  1       
o_timeout_obuf_iopad/DIN             IO_PAD                     0      7034               FALL  1       
o_timeout_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9387               FALL  1       
o_timeout                            uart_rx_fsm                0      9387               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_clear_linestatusreg
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_clear_linestatusreg
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : -127


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                      -127

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clear_linestatusreg                           uart_rx_fsm                0      0                  FALL  1       
i_clear_linestatusreg_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_clear_linestatusreg_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_clear_linestatusreg_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_clear_linestatusreg_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__836/I                                        Odrv4                      0      1003               FALL  1       
I__836/O                                        Odrv4                      372    1375               FALL  1       
I__837/I                                        Span4Mux_v                 0      1375               FALL  1       
I__837/O                                        Span4Mux_v                 372    1746               FALL  1       
I__838/I                                        Span4Mux_h                 0      1746               FALL  1       
I__838/O                                        Span4Mux_h                 316    2062               FALL  1       
I__839/I                                        LocalMux                   0      2062               FALL  1       
I__839/O                                        LocalMux                   309    2371               FALL  1       
I__840/I                                        InMux                      0      2371               FALL  1       
I__840/O                                        InMux                      217    2588               FALL  1       
clear_line_status_LC_5_9_4/in0                  LogicCell40_SEQ_MODE_1010  0      2588               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1064/I                                           ClkMux                     0      2153               RISE  1       
I__1064/O                                           ClkMux                     309    2461               RISE  1       
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.4.2::Path details for port: i_clear_rxdataready
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_clear_rxdataready
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : -127


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                      -127

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clear_rxdataready                           uart_rx_fsm                0      0                  FALL  1       
i_clear_rxdataready_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_clear_rxdataready_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_clear_rxdataready_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_clear_rxdataready_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__564/I                                      Odrv4                      0      1003               FALL  1       
I__564/O                                      Odrv4                      372    1375               FALL  1       
I__565/I                                      Span4Mux_v                 0      1375               FALL  1       
I__565/O                                      Span4Mux_v                 372    1746               FALL  1       
I__566/I                                      Span4Mux_h                 0      1746               FALL  1       
I__566/O                                      Span4Mux_h                 316    2062               FALL  1       
I__567/I                                      LocalMux                   0      2062               FALL  1       
I__567/O                                      LocalMux                   309    2371               FALL  1       
I__569/I                                      InMux                      0      2371               FALL  1       
I__569/O                                      InMux                      217    2588               FALL  1       
clear_data_ready_LC_2_10_4/in0                LogicCell40_SEQ_MODE_1010  0      2588               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1060/I                                           ClkMux                     0      2153               RISE  1       
I__1060/O                                           ClkMux                     309    2461               RISE  1       
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.4.3::Path details for port: i_int_serial_data
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_int_serial_data
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : 932


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -1529
---------------------------- ------
Hold Time                       932

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_int_serial_data                           uart_rx_fsm                0      0                  FALL  1       
i_int_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_int_serial_data_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_int_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_int_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__210/I                                    LocalMux                   0      1003               FALL  1       
I__210/O                                    LocalMux                   309    1311               FALL  1       
I__212/I                                    InMux                      0      1311               FALL  1       
I__212/O                                    InMux                      217    1529               FALL  1       
modem_serial_data_LC_1_9_0/in3              LogicCell40_SEQ_MODE_1011  0      1529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

6.4.4::Path details for port: i_loopback_en
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_loopback_en
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : 932


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -1529
---------------------------- ------
Hold Time                       932

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_loopback_en                           uart_rx_fsm                0      0                  FALL  1       
i_loopback_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_loopback_en_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_loopback_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_loopback_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__215/I                                LocalMux                   0      1003               FALL  1       
I__215/O                                LocalMux                   309    1311               FALL  1       
I__216/I                                InMux                      0      1311               FALL  1       
I__216/O                                InMux                      217    1529               FALL  1       
I__219/I                                CascadeMux                 0      1529               FALL  1       
I__219/O                                CascadeMux                 0      1529               FALL  1       
modem_serial_data_LC_1_9_0/in2          LogicCell40_SEQ_MODE_1011  0      1529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

6.4.5::Path details for port: i_no_of_data_bits[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_no_of_data_bits[0]
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : -183


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2644
---------------------------- ------
Hold Time                      -183

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_no_of_data_bits[0]                          uart_rx_fsm                0      0                  FALL  1       
i_no_of_data_bits_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_no_of_data_bits_ibuf_0_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_no_of_data_bits_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_no_of_data_bits_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__758/I                                      Odrv4                      0      1003               FALL  1       
I__758/O                                      Odrv4                      372    1375               FALL  1       
I__760/I                                      Span4Mux_v                 0      1375               FALL  1       
I__760/O                                      Span4Mux_v                 372    1746               FALL  1       
I__762/I                                      Span4Mux_v                 0      1746               FALL  1       
I__762/O                                      Span4Mux_v                 372    2118               FALL  1       
I__765/I                                      LocalMux                   0      2118               FALL  1       
I__765/O                                      LocalMux                   309    2427               FALL  1       
I__771/I                                      InMux                      0      2427               FALL  1       
I__771/O                                      InMux                      217    2644               FALL  1       
o_rx_dataZ0Z_7_LC_1_8_1/in1                   LogicCell40_SEQ_MODE_1010  0      2644               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.4.6::Path details for port: i_no_of_data_bits[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_no_of_data_bits[1]
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : -183


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2644
---------------------------- ------
Hold Time                      -183

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_no_of_data_bits[1]                          uart_rx_fsm                0      0                  FALL  1       
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__307/I                                      Odrv4                      0      1003               FALL  1       
I__307/O                                      Odrv4                      372    1375               FALL  1       
I__308/I                                      Span4Mux_v                 0      1375               FALL  1       
I__308/O                                      Span4Mux_v                 372    1746               FALL  1       
I__309/I                                      Span4Mux_v                 0      1746               FALL  1       
I__309/O                                      Span4Mux_v                 372    2118               FALL  1       
I__312/I                                      LocalMux                   0      2118               FALL  1       
I__312/O                                      LocalMux                   309    2427               FALL  1       
I__318/I                                      InMux                      0      2427               FALL  1       
I__318/O                                      InMux                      217    2644               FALL  1       
o_rx_dataZ0Z_6_LC_1_8_0/in0                   LogicCell40_SEQ_MODE_1010  0      2644               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.4.7::Path details for port: i_parity_en
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_parity_en
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : 189


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2272
---------------------------- ------
Hold Time                       189

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_parity_en                           uart_rx_fsm                0      0                  FALL  1       
i_parity_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_parity_en_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_parity_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_parity_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__941/I                              Odrv4                      0      1003               FALL  1       
I__941/O                              Odrv4                      372    1375               FALL  1       
I__943/I                              Span4Mux_v                 0      1375               FALL  1       
I__943/O                              Span4Mux_v                 372    1746               FALL  1       
I__945/I                              LocalMux                   0      1746               FALL  1       
I__945/O                              LocalMux                   309    2055               FALL  1       
I__947/I                              InMux                      0      2055               FALL  1       
I__947/O                              InMux                      217    2272               FALL  1       
state_10_LC_2_11_6/in1                LogicCell40_SEQ_MODE_1010  0      2272               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1063/I                                           ClkMux                     0      2153               RISE  1       
I__1063/O                                           ClkMux                     309    2461               RISE  1       
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.4.8::Path details for port: i_parity_even
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_parity_even
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : 392


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2069
---------------------------- ------
Hold Time                       392

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_parity_even                           uart_rx_fsm                0      0                  FALL  1       
i_parity_even_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_parity_even_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_parity_even_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_parity_even_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__1237/I                               Odrv12                     0      1003               FALL  1       
I__1237/O                               Odrv12                     540    1543               FALL  1       
I__1238/I                               LocalMux                   0      1543               FALL  1       
I__1238/O                               LocalMux                   309    1852               FALL  1       
I__1239/I                               InMux                      0      1852               FALL  1       
I__1239/O                               InMux                      217    2069               FALL  1       
I__1240/I                               CascadeMux                 0      2069               FALL  1       
I__1240/O                               CascadeMux                 0      2069               FALL  1       
parity_error_LC_5_13_2/in2              LogicCell40_SEQ_MODE_1010  0      2069               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1077/I                                           ClkMux                     0      2153               RISE  1       
I__1077/O                                           ClkMux                     309    2461               RISE  1       
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.4.9::Path details for port: i_rst     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_rst
Clock Port        : i_rx_clk
Clock Reference   : uart_rx_fsm|i_rx_clk:R
Hold Time         : -273


Capture Clock Path Delay       3227
+ Hold  Time                      0
- Data Path Delay             -3500
---------------------------- ------
Hold Time                      -273

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rst                                         uart_rx_fsm                0      0                  FALL  1       
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__167/I                                      Odrv4                      0      1003               FALL  1       
I__167/O                                      Odrv4                      372    1375               FALL  1       
I__168/I                                      Span4Mux_v                 0      1375               FALL  1       
I__168/O                                      Span4Mux_v                 372    1746               FALL  1       
I__169/I                                      Span4Mux_s3_h              0      1746               FALL  1       
I__169/O                                      Span4Mux_s3_h              231    1978               FALL  1       
I__170/I                                      LocalMux                   0      1978               FALL  1       
I__170/O                                      LocalMux                   309    2286               FALL  1       
I__171/I                                      IoInMux                    0      2286               FALL  1       
I__171/O                                      IoInMux                    217    2504               FALL  1       
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2504               FALL  1       
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     561    3065               FALL  65      
I__1021/I                                     gio2CtrlBuf                0      3065               FALL  1       
I__1021/O                                     gio2CtrlBuf                0      3065               FALL  1       
I__1022/I                                     GlobalMux                  0      3065               FALL  1       
I__1022/O                                     GlobalMux                  77     3142               FALL  1       
I__1044/I                                     SRMux                      0      3142               FALL  1       
I__1044/O                                     SRMux                      358    3500               FALL  1       
rx_sampling_counter_0_LC_4_13_3/sr            LogicCell40_SEQ_MODE_1010  0      3500               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rx_clk                                        uart_rx_fsm                0      0                  RISE  1       
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                     590    590                RISE  1       
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__1013/I                                       Odrv4                      0      1207               RISE  1       
I__1013/O                                       Odrv4                      351    1558               RISE  1       
I__1015/I                                       LocalMux                   0      1558               RISE  1       
I__1015/O                                       LocalMux                   330    1887               RISE  1       
I__1017/I                                       IoInMux                    0      1887               RISE  1       
I__1017/O                                       IoInMux                    259    2147               RISE  1       
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2147               RISE  1       
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                     617    2764               RISE  5       
I__841/I                                        gio2CtrlBuf                0      2764               RISE  1       
I__841/O                                        gio2CtrlBuf                0      2764               RISE  1       
I__842/I                                        GlobalMux                  0      2764               RISE  1       
I__842/O                                        GlobalMux                  154    2918               RISE  1       
I__843/I                                        ClkMux                     0      2918               RISE  1       
I__843/O                                        ClkMux                     309    3227               RISE  1       
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010  0      3227               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_rst
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : -1039


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3500
---------------------------- ------
Hold Time                     -1039

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rst                                         uart_rx_fsm                0      0                  FALL  1       
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__167/I                                      Odrv4                      0      1003               FALL  1       
I__167/O                                      Odrv4                      372    1375               FALL  1       
I__168/I                                      Span4Mux_v                 0      1375               FALL  1       
I__168/O                                      Span4Mux_v                 372    1746               FALL  1       
I__169/I                                      Span4Mux_s3_h              0      1746               FALL  1       
I__169/O                                      Span4Mux_s3_h              231    1978               FALL  1       
I__170/I                                      LocalMux                   0      1978               FALL  1       
I__170/O                                      LocalMux                   309    2286               FALL  1       
I__171/I                                      IoInMux                    0      2286               FALL  1       
I__171/O                                      IoInMux                    217    2504               FALL  1       
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2504               FALL  1       
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     561    3065               FALL  65      
I__1021/I                                     gio2CtrlBuf                0      3065               FALL  1       
I__1021/O                                     gio2CtrlBuf                0      3065               FALL  1       
I__1022/I                                     GlobalMux                  0      3065               FALL  1       
I__1022/O                                     GlobalMux                  77     3142               FALL  1       
I__1023/I                                     SRMux                      0      3142               FALL  1       
I__1023/O                                     SRMux                      358    3500               FALL  1       
o_rx_dataZ0Z_4_LC_1_8_7/sr                    LogicCell40_SEQ_MODE_1010  0      3500               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.4.10::Path details for port: i_serial_data
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_serial_data
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : 932


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -1529
---------------------------- ------
Hold Time                       932

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_serial_data                           uart_rx_fsm                0      0                  FALL  1       
i_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_serial_data_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__221/I                                LocalMux                   0      1003               FALL  1       
I__221/O                                LocalMux                   309    1311               FALL  1       
I__223/I                                InMux                      0      1311               FALL  1       
I__223/O                                InMux                      217    1529               FALL  1       
modem_serial_data_LC_1_9_0/in0          LogicCell40_SEQ_MODE_1011  0      1529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011  0      2461               RISE  1       

6.4.11::Path details for port: i_start_rx
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_start_rx
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : -127


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                      -127

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_start_rx                           uart_rx_fsm                0      0                  FALL  1       
i_start_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_start_rx_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_start_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_start_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__828/I                             Odrv4                      0      1003               FALL  1       
I__828/O                             Odrv4                      372    1375               FALL  1       
I__829/I                             Span4Mux_v                 0      1375               FALL  1       
I__829/O                             Span4Mux_v                 372    1746               FALL  1       
I__830/I                             Span4Mux_h                 0      1746               FALL  1       
I__830/O                             Span4Mux_h                 316    2062               FALL  1       
I__831/I                             LocalMux                   0      2062               FALL  1       
I__831/O                             LocalMux                   309    2371               FALL  1       
I__833/I                             InMux                      0      2371               FALL  1       
I__833/O                             InMux                      217    2588               FALL  1       
clear_data_ready_LC_2_10_4/in1       LogicCell40_SEQ_MODE_1010  0      2588               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1060/I                                           ClkMux                     0      2153               RISE  1       
I__1060/O                                           ClkMux                     309    2461               RISE  1       
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.4.12::Path details for port: i_stick_parity_en
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_stick_parity_en
Clock Port        : i_clk
Clock Reference   : uart_rx_fsm|i_clk:R
Hold Time         : -1039


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3500
---------------------------- ------
Hold Time                     -1039

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_stick_parity_en                           uart_rx_fsm                0      0                  FALL  1       
i_stick_parity_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_stick_parity_en_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_stick_parity_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_stick_parity_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__936/I                                    Odrv4                      0      1003               FALL  1       
I__936/O                                    Odrv4                      372    1375               FALL  1       
I__937/I                                    Span4Mux_h                 0      1375               FALL  1       
I__937/O                                    Span4Mux_h                 316    1690               FALL  1       
I__938/I                                    Span4Mux_v                 0      1690               FALL  1       
I__938/O                                    Span4Mux_v                 372    2062               FALL  1       
I__939/I                                    LocalMux                   0      2062               FALL  1       
I__939/O                                    LocalMux                   309    2371               FALL  1       
I__940/I                                    InMux                      0      2371               FALL  1       
I__940/O                                    InMux                      217    2588               FALL  1       
parity_error_RNO_0_LC_5_12_3/in0            LogicCell40_SEQ_MODE_0000  0      2588               FALL  1       
parity_error_RNO_0_LC_5_12_3/lcout          LogicCell40_SEQ_MODE_0000  386    2974               FALL  1       
I__1235/I                                   LocalMux                   0      2974               FALL  1       
I__1235/O                                   LocalMux                   309    3282               FALL  1       
I__1236/I                                   InMux                      0      3282               FALL  1       
I__1236/O                                   InMux                      217    3500               FALL  1       
parity_error_LC_5_13_2/in3                  LogicCell40_SEQ_MODE_1010  0      3500               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1077/I                                           ClkMux                     0      2153               RISE  1       
I__1077/O                                           ClkMux                     309    2461               RISE  1       
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: bit_sample_en
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : bit_sample_en
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 10244


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              7243
---------------------------- ------
Clock To Out Delay            10244

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1074/I                                           ClkMux                     0      2153               RISE  1       
I__1074/O                                           ClkMux                     309    2461               RISE  1       
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  5       
I__996/I                                             Odrv4                      0      3001               FALL  1       
I__996/O                                             Odrv4                      372    3373               FALL  1       
I__998/I                                             LocalMux                   0      3373               FALL  1       
I__998/O                                             LocalMux                   309    3682               FALL  1       
I__1001/I                                            InMux                      0      3682               FALL  1       
I__1001/O                                            InMux                      217    3899               FALL  1       
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000  0      3899               FALL  1       
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000  288    4187               FALL  20      
I__1188/I                                            Odrv4                      0      4187               FALL  1       
I__1188/O                                            Odrv4                      372    4558               FALL  1       
I__1206/I                                            Span4Mux_v                 0      4558               FALL  1       
I__1206/O                                            Span4Mux_v                 372    4930               FALL  1       
I__1222/I                                            Span4Mux_s1_h              0      4930               FALL  1       
I__1222/O                                            Span4Mux_s1_h              168    5098               FALL  1       
I__1226/I                                            IoSpan4Mux                 0      5098               FALL  1       
I__1226/O                                            IoSpan4Mux                 323    5421               FALL  1       
I__1228/I                                            LocalMux                   0      5421               FALL  1       
I__1228/O                                            LocalMux                   309    5730               FALL  1       
I__1229/I                                            IoInMux                    0      5730               FALL  1       
I__1229/O                                            IoInMux                    217    5947               FALL  1       
bit_sample_en_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      5947               FALL  1       
bit_sample_en_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   7953               RISE  1       
bit_sample_en_obuf_iopad/DIN                         IO_PAD                     0      7953               RISE  1       
bit_sample_en_obuf_iopad/PACKAGEPIN:out              IO_PAD                     2292   10244              RISE  1       
bit_sample_en                                        uart_rx_fsm                0      10244              RISE  1       

6.5.2::Path details for port: o_break_interrupt
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_break_interrupt
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8736


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5735
---------------------------- ------
Clock To Out Delay             8736

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1056/I                                           ClkMux                     0      2153               RISE  1       
I__1056/O                                           ClkMux                     309    2461               RISE  1       
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
break_interrupt_LC_2_9_4/lcout               LogicCell40_SEQ_MODE_1010  540    3001               FALL  3       
I__796/I                                     Odrv4                      0      3001               FALL  1       
I__796/O                                     Odrv4                      372    3373               FALL  1       
I__799/I                                     Span4Mux_v                 0      3373               FALL  1       
I__799/O                                     Span4Mux_v                 372    3745               FALL  1       
I__801/I                                     Span4Mux_s1_h              0      3745               FALL  1       
I__801/O                                     Span4Mux_s1_h              168    3913               FALL  1       
I__803/I                                     LocalMux                   0      3913               FALL  1       
I__803/O                                     LocalMux                   309    4222               FALL  1       
I__804/I                                     IoInMux                    0      4222               FALL  1       
I__804/O                                     IoInMux                    217    4439               FALL  1       
o_break_interrupt_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4439               FALL  1       
o_break_interrupt_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6445               RISE  1       
o_break_interrupt_obuf_iopad/DIN             IO_PAD                     0      6445               RISE  1       
o_break_interrupt_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8736               RISE  1       
o_break_interrupt                            uart_rx_fsm                0      8736               RISE  1       

6.5.3::Path details for port: o_framing_error
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_framing_error
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 9613


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6612
---------------------------- ------
Clock To Out Delay             9613

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1064/I                                           ClkMux                     0      2153               RISE  1       
I__1064/O                                           ClkMux                     309    2461               RISE  1       
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clear_line_status_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1010  540    3001               FALL  5       
I__954/I                                   Odrv4                      0      3001               FALL  1       
I__954/O                                   Odrv4                      372    3373               FALL  1       
I__957/I                                   LocalMux                   0      3373               FALL  1       
I__957/O                                   LocalMux                   309    3682               FALL  1       
I__962/I                                   InMux                      0      3682               FALL  1       
I__962/O                                   InMux                      217    3899               FALL  1       
o_framing_error_obuf_RNO_LC_5_12_0/in3     LogicCell40_SEQ_MODE_0000  0      3899               FALL  1       
o_framing_error_obuf_RNO_LC_5_12_0/lcout   LogicCell40_SEQ_MODE_0000  288    4187               FALL  1       
I__963/I                                   Odrv4                      0      4187               FALL  1       
I__963/O                                   Odrv4                      372    4558               FALL  1       
I__964/I                                   Span4Mux_s3_h              0      4558               FALL  1       
I__964/O                                   Span4Mux_s3_h              231    4790               FALL  1       
I__965/I                                   LocalMux                   0      4790               FALL  1       
I__965/O                                   LocalMux                   309    5098               FALL  1       
I__966/I                                   IoInMux                    0      5098               FALL  1       
I__966/O                                   IoInMux                    217    5316               FALL  1       
o_framing_error_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5316               FALL  1       
o_framing_error_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7322               RISE  1       
o_framing_error_obuf_iopad/DIN             IO_PAD                     0      7322               RISE  1       
o_framing_error_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   9613               RISE  1       
o_framing_error                            uart_rx_fsm                0      9613               RISE  1       

6.5.4::Path details for port: o_parity_error
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_parity_error
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 9648


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6647
---------------------------- ------
Clock To Out Delay             9648

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1077/I                                           ClkMux                     0      2153               RISE  1       
I__1077/O                                           ClkMux                     309    2461               RISE  1       
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
parity_error_LC_5_13_2/lcout              LogicCell40_SEQ_MODE_1010  540    3001               FALL  2       
I__1231/I                                 Odrv4                      0      3001               FALL  1       
I__1231/O                                 Odrv4                      372    3373               FALL  1       
I__1233/I                                 LocalMux                   0      3373               FALL  1       
I__1233/O                                 LocalMux                   309    3682               FALL  1       
I__1234/I                                 InMux                      0      3682               FALL  1       
I__1234/O                                 InMux                      217    3899               FALL  1       
o_parity_error_obuf_RNO_LC_4_11_3/in0     LogicCell40_SEQ_MODE_0000  0      3899               FALL  1       
o_parity_error_obuf_RNO_LC_4_11_3/lcout   LogicCell40_SEQ_MODE_0000  386    4285               FALL  1       
I__791/I                                  Odrv12                     0      4285               FALL  1       
I__791/O                                  Odrv12                     540    4825               FALL  1       
I__792/I                                  LocalMux                   0      4825               FALL  1       
I__792/O                                  LocalMux                   309    5133               FALL  1       
I__793/I                                  IoInMux                    0      5133               FALL  1       
I__793/O                                  IoInMux                    217    5351               FALL  1       
o_parity_error_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5351               FALL  1       
o_parity_error_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7357               RISE  1       
o_parity_error_obuf_iopad/DIN             IO_PAD                     0      7357               RISE  1       
o_parity_error_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   9648               RISE  1       
o_parity_error                            uart_rx_fsm                0      9648               RISE  1       

6.5.5::Path details for port: o_rx_data[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[0]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8708


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5707
---------------------------- ------
Clock To Out Delay             8708

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_0_LC_1_8_6/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__176/I                               Odrv4                      0      3001               FALL  1       
I__176/O                               Odrv4                      372    3373               FALL  1       
I__177/I                               Span4Mux_v                 0      3373               FALL  1       
I__177/O                               Span4Mux_v                 372    3745               FALL  1       
I__178/I                               Span4Mux_s0_h              0      3745               FALL  1       
I__178/O                               Span4Mux_s0_h              140    3885               FALL  1       
I__179/I                               LocalMux                   0      3885               FALL  1       
I__179/O                               LocalMux                   309    4194               FALL  1       
I__180/I                               IoInMux                    0      4194               FALL  1       
I__180/O                               IoInMux                    217    4411               FALL  1       
o_rx_data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4411               FALL  1       
o_rx_data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6417               RISE  1       
o_rx_data_obuf_0_iopad/DIN             IO_PAD                     0      6417               RISE  1       
o_rx_data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   8708               RISE  1       
o_rx_data[0]                           uart_rx_fsm                0      8708               RISE  1       

6.5.6::Path details for port: o_rx_data[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[1]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8708


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5707
---------------------------- ------
Clock To Out Delay             8708

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__185/I                               Odrv4                      0      3001               FALL  1       
I__185/O                               Odrv4                      372    3373               FALL  1       
I__186/I                               Span4Mux_v                 0      3373               FALL  1       
I__186/O                               Span4Mux_v                 372    3745               FALL  1       
I__187/I                               Span4Mux_s0_h              0      3745               FALL  1       
I__187/O                               Span4Mux_s0_h              140    3885               FALL  1       
I__188/I                               LocalMux                   0      3885               FALL  1       
I__188/O                               LocalMux                   309    4194               FALL  1       
I__189/I                               IoInMux                    0      4194               FALL  1       
I__189/O                               IoInMux                    217    4411               FALL  1       
o_rx_data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4411               FALL  1       
o_rx_data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6417               RISE  1       
o_rx_data_obuf_1_iopad/DIN             IO_PAD                     0      6417               RISE  1       
o_rx_data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   8708               RISE  1       
o_rx_data[1]                           uart_rx_fsm                0      8708               RISE  1       

6.5.7::Path details for port: o_rx_data[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[2]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8519


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8519

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_2_LC_1_8_4/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__181/I                               Odrv4                      0      3001               FALL  1       
I__181/O                               Odrv4                      372    3373               FALL  1       
I__182/I                               IoSpan4Mux                 0      3373               FALL  1       
I__182/O                               IoSpan4Mux                 323    3696               FALL  1       
I__183/I                               LocalMux                   0      3696               FALL  1       
I__183/O                               LocalMux                   309    4004               FALL  1       
I__184/I                               IoInMux                    0      4004               FALL  1       
I__184/O                               IoInMux                    217    4222               FALL  1       
o_rx_data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4222               FALL  1       
o_rx_data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6228               RISE  1       
o_rx_data_obuf_2_iopad/DIN             IO_PAD                     0      6228               RISE  1       
o_rx_data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   8519               RISE  1       
o_rx_data[2]                           uart_rx_fsm                0      8519               RISE  1       

6.5.8::Path details for port: o_rx_data[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[3]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8337


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5336
---------------------------- ------
Clock To Out Delay             8337

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_3_LC_1_9_4/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__202/I                               Odrv4                      0      3001               FALL  1       
I__202/O                               Odrv4                      372    3373               FALL  1       
I__203/I                               Span4Mux_s0_h              0      3373               FALL  1       
I__203/O                               Span4Mux_s0_h              140    3513               FALL  1       
I__204/I                               LocalMux                   0      3513               FALL  1       
I__204/O                               LocalMux                   309    3822               FALL  1       
I__205/I                               IoInMux                    0      3822               FALL  1       
I__205/O                               IoInMux                    217    4039               FALL  1       
o_rx_data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4039               FALL  1       
o_rx_data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6045               RISE  1       
o_rx_data_obuf_3_iopad/DIN             IO_PAD                     0      6045               RISE  1       
o_rx_data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2292   8337               RISE  1       
o_rx_data[3]                           uart_rx_fsm                0      8337               RISE  1       

6.5.9::Path details for port: o_rx_data[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[4]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8519


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8519

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_4_LC_1_8_7/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__172/I                               Odrv4                      0      3001               FALL  1       
I__172/O                               Odrv4                      372    3373               FALL  1       
I__173/I                               IoSpan4Mux                 0      3373               FALL  1       
I__173/O                               IoSpan4Mux                 323    3696               FALL  1       
I__174/I                               LocalMux                   0      3696               FALL  1       
I__174/O                               LocalMux                   309    4004               FALL  1       
I__175/I                               IoInMux                    0      4004               FALL  1       
I__175/O                               IoInMux                    217    4222               FALL  1       
o_rx_data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4222               FALL  1       
o_rx_data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6228               RISE  1       
o_rx_data_obuf_4_iopad/DIN             IO_PAD                     0      6228               RISE  1       
o_rx_data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2292   8519               RISE  1       
o_rx_data[4]                           uart_rx_fsm                0      8519               RISE  1       

6.5.10::Path details for port: o_rx_data[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[5]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 8519


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8519

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_5_LC_1_9_7/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__198/I                               Odrv4                      0      3001               FALL  1       
I__198/O                               Odrv4                      372    3373               FALL  1       
I__199/I                               IoSpan4Mux                 0      3373               FALL  1       
I__199/O                               IoSpan4Mux                 323    3696               FALL  1       
I__200/I                               LocalMux                   0      3696               FALL  1       
I__200/O                               LocalMux                   309    4004               FALL  1       
I__201/I                               IoInMux                    0      4004               FALL  1       
I__201/O                               IoInMux                    217    4222               FALL  1       
o_rx_data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4222               FALL  1       
o_rx_data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6228               RISE  1       
o_rx_data_obuf_5_iopad/DIN             IO_PAD                     0      6228               RISE  1       
o_rx_data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2292   8519               RISE  1       
o_rx_data[5]                           uart_rx_fsm                0      8519               RISE  1       

6.5.11::Path details for port: o_rx_data[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[6]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 7825


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             7825

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_6_LC_1_8_0/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__192/I                               LocalMux                   0      3001               FALL  1       
I__192/O                               LocalMux                   309    3310               FALL  1       
I__193/I                               IoInMux                    0      3310               FALL  1       
I__193/O                               IoInMux                    217    3527               FALL  1       
o_rx_data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3527               FALL  1       
o_rx_data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5533               RISE  1       
o_rx_data_obuf_6_iopad/DIN             IO_PAD                     0      5533               RISE  1       
o_rx_data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2292   7825               RISE  1       
o_rx_data[6]                           uart_rx_fsm                0      7825               RISE  1       

6.5.12::Path details for port: o_rx_data[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data[7]
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 7825


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             7825

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1058/I                                           ClkMux                     0      2153               RISE  1       
I__1058/O                                           ClkMux                     309    2461               RISE  1       
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_rx_dataZ0Z_7_LC_1_8_1/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__190/I                               LocalMux                   0      3001               FALL  1       
I__190/O                               LocalMux                   309    3310               FALL  1       
I__191/I                               IoInMux                    0      3310               FALL  1       
I__191/O                               IoInMux                    217    3527               FALL  1       
o_rx_data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3527               FALL  1       
o_rx_data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5533               RISE  1       
o_rx_data_obuf_7_iopad/DIN             IO_PAD                     0      5533               RISE  1       
o_rx_data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2292   7825               RISE  1       
o_rx_data[7]                           uart_rx_fsm                0      7825               RISE  1       

6.5.13::Path details for port: o_rx_data_ready
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_rx_data_ready
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 10104


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              7103
---------------------------- ------
Clock To Out Delay            10104

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1055/I                                           ClkMux                     0      2153               RISE  1       
I__1055/O                                           ClkMux                     309    2461               RISE  1       
rx_data_ready_reg2_LC_1_9_6/clk                     LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
rx_data_ready_reg2_LC_1_9_6/lcout          LogicCell40_SEQ_MODE_1010  540    3001               FALL  1       
I__781/I                                   Odrv4                      0      3001               FALL  1       
I__781/O                                   Odrv4                      372    3373               FALL  1       
I__782/I                                   Span4Mux_v                 0      3373               FALL  1       
I__782/O                                   Span4Mux_v                 372    3745               FALL  1       
I__783/I                                   LocalMux                   0      3745               FALL  1       
I__783/O                                   LocalMux                   309    4053               FALL  1       
I__784/I                                   InMux                      0      4053               FALL  1       
I__784/O                                   InMux                      217    4271               FALL  1       
o_rx_data_ready_obuf_RNO_LC_4_11_4/in3     LogicCell40_SEQ_MODE_0000  0      4271               FALL  1       
o_rx_data_ready_obuf_RNO_LC_4_11_4/lcout   LogicCell40_SEQ_MODE_0000  288    4558               FALL  1       
I__777/I                                   Odrv12                     0      4558               FALL  1       
I__777/O                                   Odrv12                     540    5098               FALL  1       
I__778/I                                   Span12Mux_s3_h             0      5098               FALL  1       
I__778/O                                   Span12Mux_s3_h             182    5281               FALL  1       
I__779/I                                   LocalMux                   0      5281               FALL  1       
I__779/O                                   LocalMux                   309    5589               FALL  1       
I__780/I                                   IoInMux                    0      5589               FALL  1       
I__780/O                                   IoInMux                    217    5807               FALL  1       
o_rx_data_ready_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5807               FALL  1       
o_rx_data_ready_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7813               RISE  1       
o_rx_data_ready_obuf_iopad/DIN             IO_PAD                     0      7813               RISE  1       
o_rx_data_ready_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   10104              RISE  1       
o_rx_data_ready                            uart_rx_fsm                0      10104              RISE  1       

6.5.14::Path details for port: o_timeout
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_timeout
Clock Port         : i_clk
Clock Reference    : uart_rx_fsm|i_clk:R
Clock to Out Delay : 9080


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6079
---------------------------- ------
Clock To Out Delay             9080

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               uart_rx_fsm                0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__1053/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__1053/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__1054/I                                           GlobalMux                  0      1998               RISE  1       
I__1054/O                                           GlobalMux                  154    2153               RISE  1       
I__1067/I                                           ClkMux                     0      2153               RISE  1       
I__1067/O                                           ClkMux                     309    2461               RISE  1       
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
o_timeoutZ0_LC_4_10_1/lcout          LogicCell40_SEQ_MODE_1010  540    3001               RISE  1       
I__599/I                             Odrv4                      0      3001               RISE  1       
I__599/O                             Odrv4                      351    3352               RISE  1       
I__600/I                             Span4Mux_v                 0      3352               RISE  1       
I__600/O                             Span4Mux_v                 351    3703               RISE  1       
I__601/I                             Span4Mux_s2_h              0      3703               RISE  1       
I__601/O                             Span4Mux_s2_h              203    3906               RISE  1       
I__602/I                             IoSpan4Mux                 0      3906               RISE  1       
I__602/O                             IoSpan4Mux                 288    4194               RISE  1       
I__603/I                             LocalMux                   0      4194               RISE  1       
I__603/O                             LocalMux                   330    4523               RISE  1       
I__604/I                             IoInMux                    0      4523               RISE  1       
I__604/O                             IoInMux                    259    4783               RISE  1       
o_timeout_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4783               RISE  1       
o_timeout_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6789               RISE  1       
o_timeout_obuf_iopad/DIN             IO_PAD                     0      6789               RISE  1       
o_timeout_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   9080               RISE  1       
o_timeout                            uart_rx_fsm                0      9080               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_8_LC_4_12_2/ce
Capture Clock    : rx_data_8_LC_4_12_2/clk
Setup Constraint : 6620p
Path slack       : 1633p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   4447
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7448
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__661/I                                             Odrv12                         0              5295   1633  RISE       1
I__661/O                                             Odrv12                       491              5786   1633  RISE       1
I__663/I                                             Sp12to4                        0              5786   1633  RISE       1
I__663/O                                             Sp12to4                      428              6214   1633  RISE       1
I__667/I                                             Span4Mux_h                     0              6214   1633  RISE       1
I__667/O                                             Span4Mux_h                   302              6515   1633  RISE       1
I__670/I                                             LocalMux                       0              6515   1633  RISE       1
I__670/O                                             LocalMux                     330              6845   1633  RISE       1
I__672/I                                             CEMux                          0              6845   1633  RISE       1
I__672/O                                             CEMux                        603              7448   1633  RISE       1
rx_data_8_LC_4_12_2/ce                               LogicCell40_SEQ_MODE_1010      0              7448   1633  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_9_LC_4_12_1/ce
Capture Clock    : rx_data_9_LC_4_12_1/clk
Setup Constraint : 6620p
Path slack       : 1633p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   4447
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7448
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__661/I                                             Odrv12                         0              5295   1633  RISE       1
I__661/O                                             Odrv12                       491              5786   1633  RISE       1
I__663/I                                             Sp12to4                        0              5786   1633  RISE       1
I__663/O                                             Sp12to4                      428              6214   1633  RISE       1
I__667/I                                             Span4Mux_h                     0              6214   1633  RISE       1
I__667/O                                             Span4Mux_h                   302              6515   1633  RISE       1
I__670/I                                             LocalMux                       0              6515   1633  RISE       1
I__670/O                                             LocalMux                     330              6845   1633  RISE       1
I__672/I                                             CEMux                          0              6845   1633  RISE       1
I__672/O                                             CEMux                        603              7448   1633  RISE       1
rx_data_9_LC_4_12_1/ce                               LogicCell40_SEQ_MODE_1010      0              7448   1633  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : framing_error_LC_7_10_0/ce
Capture Clock    : framing_error_LC_7_10_0/clk
Setup Constraint : 6620p
Path slack       : 1661p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   4419
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7420
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1186/I                                            Odrv12                         0              4390   1661  RISE       1
I__1186/O                                            Odrv12                       491              4881   1661  RISE       1
I__1199/I                                            LocalMux                       0              4881   1661  RISE       1
I__1199/O                                            LocalMux                     330              5211   1661  RISE       1
I__1217/I                                            InMux                          0              5211   1661  RISE       1
I__1217/O                                            InMux                        259              5470   1661  RISE       1
framing_error_RNO_0_LC_6_11_6/in3                    LogicCell40_SEQ_MODE_0000      0              5470   1661  RISE       1
framing_error_RNO_0_LC_6_11_6/lcout                  LogicCell40_SEQ_MODE_0000    316              5786   1661  RISE       1
I__1049/I                                            Odrv4                          0              5786   1661  RISE       1
I__1049/O                                            Odrv4                        351              6136   1661  RISE       1
I__1050/I                                            Span4Mux_v                     0              6136   1661  RISE       1
I__1050/O                                            Span4Mux_v                   351              6487   1661  RISE       1
I__1051/I                                            LocalMux                       0              6487   1661  RISE       1
I__1051/O                                            LocalMux                     330              6817   1661  RISE       1
I__1052/I                                            CEMux                          0              6817   1661  RISE       1
I__1052/O                                            CEMux                        603              7420   1661  RISE       1
framing_error_LC_7_10_0/ce                           LogicCell40_SEQ_MODE_1010      0              7420   1661  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_2_LC_2_13_6/ce
Capture Clock    : rx_data_2_LC_2_13_6/clk
Setup Constraint : 6620p
Path slack       : 1935p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   4145
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7146
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__661/I                                             Odrv12                         0              5295   1633  RISE       1
I__661/O                                             Odrv12                       491              5786   1633  RISE       1
I__665/I                                             Sp12to4                        0              5786   1935  RISE       1
I__665/O                                             Sp12to4                      428              6214   1935  RISE       1
I__669/I                                             LocalMux                       0              6214   1935  RISE       1
I__669/O                                             LocalMux                     330              6543   1935  RISE       1
I__671/I                                             CEMux                          0              6543   1935  RISE       1
I__671/O                                             CEMux                        603              7146   1935  RISE       1
rx_data_2_LC_2_13_6/ce                               LogicCell40_SEQ_MODE_1010      0              7146   1935  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_1_LC_2_13_3/ce
Capture Clock    : rx_data_1_LC_2_13_3/clk
Setup Constraint : 6620p
Path slack       : 1935p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   4145
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7146
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__661/I                                             Odrv12                         0              5295   1633  RISE       1
I__661/O                                             Odrv12                       491              5786   1633  RISE       1
I__665/I                                             Sp12to4                        0              5786   1935  RISE       1
I__665/O                                             Sp12to4                      428              6214   1935  RISE       1
I__669/I                                             LocalMux                       0              6214   1935  RISE       1
I__669/O                                             LocalMux                     330              6543   1935  RISE       1
I__671/I                                             CEMux                          0              6543   1935  RISE       1
I__671/O                                             CEMux                        603              7146   1935  RISE       1
rx_data_1_LC_2_13_3/ce                               LogicCell40_SEQ_MODE_1010      0              7146   1935  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : data_validation_LC_1_14_0/ce
Capture Clock    : data_validation_LC_1_14_0/clk
Setup Constraint : 6620p
Path slack       : 2089p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3991
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6992
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1187/I                                            LocalMux                       0              4390   2089  RISE       1
I__1187/O                                            LocalMux                     330              4720   2089  RISE       1
I__1201/I                                            InMux                          0              4720   2089  RISE       1
I__1201/O                                            InMux                        259              4979   2089  RISE       1
I__1219/I                                            CascadeMux                     0              4979   2089  RISE       1
I__1219/O                                            CascadeMux                     0              4979   2089  RISE       1
data_validation_RNO_LC_2_11_0/in2                    LogicCell40_SEQ_MODE_0000      0              4979   2089  RISE       1
data_validation_RNO_LC_2_11_0/lcout                  LogicCell40_SEQ_MODE_0000    379              5358   2089  RISE       1
I__352/I                                             Odrv4                          0              5358   2089  RISE       1
I__352/O                                             Odrv4                        351              5709   2089  RISE       1
I__353/I                                             Span4Mux_v                     0              5709   2089  RISE       1
I__353/O                                             Span4Mux_v                   351              6059   2089  RISE       1
I__354/I                                             LocalMux                       0              6059   2089  RISE       1
I__354/O                                             LocalMux                     330              6389   2089  RISE       1
I__355/I                                             CEMux                          0              6389   2089  RISE       1
I__355/O                                             CEMux                        603              6992   2089  RISE       1
data_validation_LC_1_14_0/ce                         LogicCell40_SEQ_MODE_1010      0              6992   2089  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_1_LC_2_13_3/in3
Capture Clock    : rx_data_1_LC_2_13_3/clk
Setup Constraint : 6620p
Path slack       : 2160p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3647
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6648
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1188/I                                            Odrv4                          0              4390   2159  RISE       1
I__1188/O                                            Odrv4                        351              4741   2159  RISE       1
I__1204/I                                            LocalMux                       0              4741   2159  RISE       1
I__1204/O                                            LocalMux                     330              5070   2159  RISE       1
I__1220/I                                            InMux                          0              5070   2159  RISE       1
I__1220/O                                            InMux                        259              5330   2159  RISE       1
I__1225/I                                            CascadeMux                     0              5330   2159  RISE       1
I__1225/O                                            CascadeMux                     0              5330   2159  RISE       1
rx_data_RNO_0_1_LC_2_13_0/in2                        LogicCell40_SEQ_MODE_0000      0              5330   2159  RISE       1
rx_data_RNO_0_1_LC_2_13_0/lcout                      LogicCell40_SEQ_MODE_0000    379              5709   2159  RISE       1
I__356/I                                             Odrv4                          0              5709   2159  RISE       1
I__356/O                                             Odrv4                        351              6059   2159  RISE       1
I__357/I                                             LocalMux                       0              6059   2159  RISE       1
I__357/O                                             LocalMux                     330              6389   2159  RISE       1
I__358/I                                             InMux                          0              6389   2159  RISE       1
I__358/O                                             InMux                        259              6648   2159  RISE       1
rx_data_1_LC_2_13_3/in3                              LogicCell40_SEQ_MODE_1010      0              6648   2159  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : timeout_counter_begin_LC_5_10_0/ce
Capture Clock    : timeout_counter_begin_LC_5_10_0/clk
Setup Constraint : 6620p
Path slack       : 2299p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3781
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6782
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1197/I                                            InMux                          0              4720   2300  RISE       1
I__1197/O                                            InMux                        259              4979   2300  RISE       1
I__1216/I                                            CascadeMux                     0              4979   2300  RISE       1
I__1216/O                                            CascadeMux                     0              4979   2300  RISE       1
timeout_counter_begin_RNO_LC_2_10_6/in2              LogicCell40_SEQ_MODE_0000      0              4979   2300  RISE       1
timeout_counter_begin_RNO_LC_2_10_6/lcout            LogicCell40_SEQ_MODE_0000    379              5358   2300  RISE       1
I__805/I                                             Odrv12                         0              5358   2300  RISE       1
I__805/O                                             Odrv12                       491              5849   2300  RISE       1
I__806/I                                             LocalMux                       0              5849   2300  RISE       1
I__806/O                                             LocalMux                     330              6178   2300  RISE       1
I__807/I                                             CEMux                          0              6178   2300  RISE       1
I__807/O                                             CEMux                        603              6782   2300  RISE       1
timeout_counter_begin_LC_5_10_0/ce                   LogicCell40_SEQ_MODE_1011      0              6782   2300  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_2_14_6/lcout
Path End         : rx_data_8_LC_4_12_2/in3
Capture Clock    : rx_data_8_LC_4_12_2/clk
Setup Constraint : 6620p
Path slack       : 2314p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6494
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_2_14_6/lcout                          LogicCell40_SEQ_MODE_1010    540              3001   2314  RISE       6
I__402/I                                         Odrv4                          0              3001   2314  RISE       1
I__402/O                                         Odrv4                        351              3352   2314  RISE       1
I__407/I                                         Span4Mux_s1_h                  0              3352   2314  RISE       1
I__407/O                                         Span4Mux_s1_h                175              3527   2314  RISE       1
I__412/I                                         LocalMux                       0              3527   2314  RISE       1
I__412/O                                         LocalMux                     330              3857   2314  RISE       1
I__415/I                                         InMux                          0              3857   2314  RISE       1
I__415/O                                         InMux                        259              4117   2314  RISE       1
modem_serial_data_fast_RNIIPQ21_LC_1_12_5/in0    LogicCell40_SEQ_MODE_0000      0              4117   2314  RISE       1
modem_serial_data_fast_RNIIPQ21_LC_1_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              4565   2314  RISE       1
I__243/I                                         LocalMux                       0              4565   2314  RISE       1
I__243/O                                         LocalMux                     330              4895   2314  RISE       1
I__244/I                                         InMux                          0              4895   2314  RISE       1
I__244/O                                         InMux                        259              5154   2314  RISE       1
rx_data_RNO_0_8_LC_1_12_4/in1                    LogicCell40_SEQ_MODE_0000      0              5154   2314  RISE       1
rx_data_RNO_0_8_LC_1_12_4/lcout                  LogicCell40_SEQ_MODE_0000    400              5554   2314  RISE       1
I__673/I                                         Odrv4                          0              5554   2314  RISE       1
I__673/O                                         Odrv4                        351              5905   2314  RISE       1
I__674/I                                         LocalMux                       0              5905   2314  RISE       1
I__674/O                                         LocalMux                     330              6235   2314  RISE       1
I__675/I                                         InMux                          0              6235   2314  RISE       1
I__675/O                                         InMux                        259              6494   2314  RISE       1
rx_data_8_LC_4_12_2/in3                          LogicCell40_SEQ_MODE_1010      0              6494   2314  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_9_LC_4_12_1/in0
Capture Clock    : rx_data_9_LC_4_12_1/clk
Setup Constraint : 6620p
Path slack       : 2362p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3248
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6249
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__501/I                               LocalMux                       0              4341   2363  RISE       1
I__501/O                               LocalMux                     330              4671   2363  RISE       1
I__506/I                               InMux                          0              4671   2363  RISE       1
I__506/O                               InMux                        259              4930   2363  RISE       1
I__510/I                               CascadeMux                     0              4930   2363  RISE       1
I__510/O                               CascadeMux                     0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/in2        LogicCell40_SEQ_MODE_0000      0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/lcout      LogicCell40_SEQ_MODE_0000    379              5309   2363  RISE       7
I__676/I                               Odrv4                          0              5309   2363  RISE       1
I__676/O                               Odrv4                        351              5659   2363  RISE       1
I__679/I                               LocalMux                       0              5659   2363  RISE       1
I__679/O                               LocalMux                     330              5989   2363  RISE       1
I__686/I                               InMux                          0              5989   2363  RISE       1
I__686/O                               InMux                        259              6249   2363  RISE       1
rx_data_9_LC_4_12_1/in0                LogicCell40_SEQ_MODE_1010      0              6249   2363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_6_LC_2_12_6/ce
Capture Clock    : rx_data_6_LC_2_12_6/clk
Setup Constraint : 6620p
Path slack       : 2363p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3717
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6718
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__661/I                                             Odrv12                         0              5295   1633  RISE       1
I__661/O                                             Odrv12                       491              5786   1633  RISE       1
I__664/I                                             LocalMux                       0              5786   2363  RISE       1
I__664/O                                             LocalMux                     330              6115   2363  RISE       1
I__668/I                                             CEMux                          0              6115   2363  RISE       1
I__668/O                                             CEMux                        603              6718   2363  RISE       1
rx_data_6_LC_2_12_6/ce                               LogicCell40_SEQ_MODE_1010      0              6718   2363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_4_LC_2_12_4/ce
Capture Clock    : rx_data_4_LC_2_12_4/clk
Setup Constraint : 6620p
Path slack       : 2363p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3717
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6718
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__661/I                                             Odrv12                         0              5295   1633  RISE       1
I__661/O                                             Odrv12                       491              5786   1633  RISE       1
I__664/I                                             LocalMux                       0              5786   2363  RISE       1
I__664/O                                             LocalMux                     330              6115   2363  RISE       1
I__668/I                                             CEMux                          0              6115   2363  RISE       1
I__668/O                                             CEMux                        603              6718   2363  RISE       1
rx_data_4_LC_2_12_4/ce                               LogicCell40_SEQ_MODE_1010      0              6718   2363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_0_LC_2_12_1/ce
Capture Clock    : rx_data_0_LC_2_12_1/clk
Setup Constraint : 6620p
Path slack       : 2363p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3717
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6718
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__661/I                                             Odrv12                         0              5295   1633  RISE       1
I__661/O                                             Odrv12                       491              5786   1633  RISE       1
I__664/I                                             LocalMux                       0              5786   2363  RISE       1
I__664/O                                             LocalMux                     330              6115   2363  RISE       1
I__668/I                                             CEMux                          0              6115   2363  RISE       1
I__668/O                                             CEMux                        603              6718   2363  RISE       1
rx_data_0_LC_2_12_1/ce                               LogicCell40_SEQ_MODE_1010      0              6718   2363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_9_LC_4_12_1/in3
Capture Clock    : rx_data_9_LC_4_12_1/clk
Setup Constraint : 6620p
Path slack       : 2398p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3409
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6410
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__500/I                               LocalMux                       0              4341   2398  RISE       1
I__500/O                               LocalMux                     330              4671   2398  RISE       1
I__504/I                               InMux                          0              4671   2398  RISE       1
I__504/O                               InMux                        259              4930   2398  RISE       1
rx_data_RNO_0_9_LC_1_12_6/in1          LogicCell40_SEQ_MODE_0000      0              4930   2398  RISE       1
rx_data_RNO_0_9_LC_1_12_6/lcout        LogicCell40_SEQ_MODE_0000    400              5330   2398  RISE       1
I__693/I                               Odrv12                         0              5330   2398  RISE       1
I__693/O                               Odrv12                       491              5821   2398  RISE       1
I__694/I                               LocalMux                       0              5821   2398  RISE       1
I__694/O                               LocalMux                     330              6150   2398  RISE       1
I__695/I                               InMux                          0              6150   2398  RISE       1
I__695/O                               InMux                        259              6410   2398  RISE       1
rx_data_9_LC_4_12_1/in3                LogicCell40_SEQ_MODE_1010      0              6410   2398  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_8_LC_4_12_2/in2
Capture Clock    : rx_data_8_LC_4_12_2/clk
Setup Constraint : 6620p
Path slack       : 2461p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3248
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6249
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__501/I                               LocalMux                       0              4341   2363  RISE       1
I__501/O                               LocalMux                     330              4671   2363  RISE       1
I__506/I                               InMux                          0              4671   2363  RISE       1
I__506/O                               InMux                        259              4930   2363  RISE       1
I__510/I                               CascadeMux                     0              4930   2363  RISE       1
I__510/O                               CascadeMux                     0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/in2        LogicCell40_SEQ_MODE_0000      0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/lcout      LogicCell40_SEQ_MODE_0000    379              5309   2363  RISE       7
I__676/I                               Odrv4                          0              5309   2363  RISE       1
I__676/O                               Odrv4                        351              5659   2363  RISE       1
I__680/I                               LocalMux                       0              5659   2461  RISE       1
I__680/O                               LocalMux                     330              5989   2461  RISE       1
I__687/I                               InMux                          0              5989   2461  RISE       1
I__687/O                               InMux                        259              6249   2461  RISE       1
I__688/I                               CascadeMux                     0              6249   2461  RISE       1
I__688/O                               CascadeMux                     0              6249   2461  RISE       1
rx_data_8_LC_4_12_2/in2                LogicCell40_SEQ_MODE_1010      0              6249   2461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : rx_data_3_LC_1_11_1/in3
Capture Clock    : rx_data_3_LC_1_11_1/clk
Setup Constraint : 6620p
Path slack       : 2489p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6319
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout            LogicCell40_SEQ_MODE_1010    540              3001   2447  RISE       7
I__418/I                           LocalMux                       0              3001   2489  RISE       1
I__418/O                           LocalMux                     330              3331   2489  RISE       1
I__423/I                           InMux                          0              3331   2489  RISE       1
I__423/O                           InMux                        259              3590   2489  RISE       1
state_RNIIBKK1_2_LC_2_13_7/in0     LogicCell40_SEQ_MODE_0000      0              3590   2489  RISE       1
state_RNIIBKK1_2_LC_2_13_7/lcout   LogicCell40_SEQ_MODE_0000    449              4039   2489  RISE       6
I__468/I                           Odrv4                          0              4039   2489  RISE       1
I__468/O                           Odrv4                        351              4390   2489  RISE       1
I__472/I                           Span4Mux_v                     0              4390   2489  RISE       1
I__472/O                           Span4Mux_v                   351              4741   2489  RISE       1
I__476/I                           LocalMux                       0              4741   2489  RISE       1
I__476/O                           LocalMux                     330              5070   2489  RISE       1
I__479/I                           InMux                          0              5070   2489  RISE       1
I__479/O                           InMux                        259              5330   2489  RISE       1
state_RNID3IS1_10_LC_1_11_6/in1    LogicCell40_SEQ_MODE_0000      0              5330   2489  RISE       1
state_RNID3IS1_10_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              5730   2489  RISE       2
I__229/I                           LocalMux                       0              5730   2489  RISE       1
I__229/O                           LocalMux                     330              6059   2489  RISE       1
I__230/I                           InMux                          0              6059   2489  RISE       1
I__230/O                           InMux                        259              6319   2489  RISE       1
rx_data_3_LC_1_11_1/in3            LogicCell40_SEQ_MODE_1010      0              6319   2489  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : rx_data_5_LC_1_11_3/in3
Capture Clock    : rx_data_5_LC_1_11_3/clk
Setup Constraint : 6620p
Path slack       : 2489p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3318
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6319
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout            LogicCell40_SEQ_MODE_1010    540              3001   2447  RISE       7
I__418/I                           LocalMux                       0              3001   2489  RISE       1
I__418/O                           LocalMux                     330              3331   2489  RISE       1
I__423/I                           InMux                          0              3331   2489  RISE       1
I__423/O                           InMux                        259              3590   2489  RISE       1
state_RNIIBKK1_2_LC_2_13_7/in0     LogicCell40_SEQ_MODE_0000      0              3590   2489  RISE       1
state_RNIIBKK1_2_LC_2_13_7/lcout   LogicCell40_SEQ_MODE_0000    449              4039   2489  RISE       6
I__468/I                           Odrv4                          0              4039   2489  RISE       1
I__468/O                           Odrv4                        351              4390   2489  RISE       1
I__472/I                           Span4Mux_v                     0              4390   2489  RISE       1
I__472/O                           Span4Mux_v                   351              4741   2489  RISE       1
I__476/I                           LocalMux                       0              4741   2489  RISE       1
I__476/O                           LocalMux                     330              5070   2489  RISE       1
I__479/I                           InMux                          0              5070   2489  RISE       1
I__479/O                           InMux                        259              5330   2489  RISE       1
state_RNID3IS1_10_LC_1_11_6/in1    LogicCell40_SEQ_MODE_0000      0              5330   2489  RISE       1
state_RNID3IS1_10_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              5730   2489  RISE       2
I__229/I                           LocalMux                       0              5730   2489  RISE       1
I__229/O                           LocalMux                     330              6059   2489  RISE       1
I__231/I                           InMux                          0              6059   2489  RISE       1
I__231/O                           InMux                        259              6319   2489  RISE       1
rx_data_5_LC_1_11_3/in3            LogicCell40_SEQ_MODE_1010      0              6319   2489  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_3_LC_4_13_2/lcout
Path End         : rx_sampling_counter_3_LC_4_13_2/in3
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Setup Constraint : 4960p
Path slack       : 2520p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7914

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                      1627
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5394
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_3_LC_4_13_2/lcout        LogicCell40_SEQ_MODE_1010    540              3767   2519  RISE       3
I__845/I                                     LocalMux                       0              3767   2519  RISE       1
I__845/O                                     LocalMux                     330              4097   2519  RISE       1
I__848/I                                     InMux                          0              4097   2519  RISE       1
I__848/O                                     InMux                        259              4356   2519  RISE       1
rx_sampling_counter_RNO_0_3_LC_4_12_6/in0    LogicCell40_SEQ_MODE_0000      0              4356   2519  RISE       1
rx_sampling_counter_RNO_0_3_LC_4_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              4805   2519  RISE       1
I__857/I                                     LocalMux                       0              4805   2519  RISE       1
I__857/O                                     LocalMux                     330              5135   2519  RISE       1
I__858/I                                     InMux                          0              5135   2519  RISE       1
I__858/O                                     InMux                        259              5394   2519  RISE       1
rx_sampling_counter_3_LC_4_13_2/in3          LogicCell40_SEQ_MODE_1010      0              5394   2519  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_5_LC_1_11_3/in0
Capture Clock    : rx_data_5_LC_1_11_3/clk
Setup Constraint : 6620p
Path slack       : 2643p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2967
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1189/I                                            LocalMux                       0              4390   2643  RISE       1
I__1189/O                                            LocalMux                     330              4720   2643  RISE       1
I__1207/I                                            InMux                          0              4720   2643  RISE       1
I__1207/O                                            InMux                        259              4979   2643  RISE       1
rx_data_RNO_1_5_LC_1_10_7/in1                        LogicCell40_SEQ_MODE_0000      0              4979   2643  RISE       1
rx_data_RNO_1_5_LC_1_10_7/lcout                      LogicCell40_SEQ_MODE_0000    400              5379   2643  RISE       1
I__234/I                                             LocalMux                       0              5379   2643  RISE       1
I__234/O                                             LocalMux                     330              5709   2643  RISE       1
I__235/I                                             InMux                          0              5709   2643  RISE       1
I__235/O                                             InMux                        259              5968   2643  RISE       1
rx_data_5_LC_1_11_3/in0                              LogicCell40_SEQ_MODE_1010      0              5968   2643  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_8_LC_4_12_2/in0
Capture Clock    : rx_data_8_LC_4_12_2/clk
Setup Constraint : 6620p
Path slack       : 2699p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2911
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5912
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2124  RISE      10
I__1104/I                         Odrv4                          0              3001   2124  RISE       1
I__1104/O                         Odrv4                        351              3352   2124  RISE       1
I__1108/I                         Span4Mux_v                     0              3352   2124  RISE       1
I__1108/O                         Span4Mux_v                   351              3703   2124  RISE       1
I__1115/I                         LocalMux                       0              3703   2699  RISE       1
I__1115/O                         LocalMux                     330              4032   2699  RISE       1
I__1119/I                         InMux                          0              4032   2699  RISE       1
I__1119/O                         InMux                        259              4292   2699  RISE       1
I__1124/I                         CascadeMux                     0              4292   2699  RISE       1
I__1124/O                         CascadeMux                     0              4292   2699  RISE       1
rx_data_RNO_1_8_LC_2_14_7/in2     LogicCell40_SEQ_MODE_0000      0              4292   2699  RISE       1
rx_data_RNO_1_8_LC_2_14_7/lcout   LogicCell40_SEQ_MODE_0000    379              4671   2699  RISE       1
I__689/I                          Odrv4                          0              4671   2699  RISE       1
I__689/O                          Odrv4                        351              5021   2699  RISE       1
I__690/I                          Span4Mux_h                     0              5021   2699  RISE       1
I__690/O                          Span4Mux_h                   302              5323   2699  RISE       1
I__691/I                          LocalMux                       0              5323   2699  RISE       1
I__691/O                          LocalMux                     330              5652   2699  RISE       1
I__692/I                          InMux                          0              5652   2699  RISE       1
I__692/O                          InMux                        259              5912   2699  RISE       1
rx_data_8_LC_4_12_2/in0           LogicCell40_SEQ_MODE_1010      0              5912   2699  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_0_LC_2_12_1/in0
Capture Clock    : rx_data_0_LC_2_12_1/clk
Setup Constraint : 6620p
Path slack       : 2713p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5898
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__501/I                               LocalMux                       0              4341   2363  RISE       1
I__501/O                               LocalMux                     330              4671   2363  RISE       1
I__506/I                               InMux                          0              4671   2363  RISE       1
I__506/O                               InMux                        259              4930   2363  RISE       1
I__510/I                               CascadeMux                     0              4930   2363  RISE       1
I__510/O                               CascadeMux                     0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/in2        LogicCell40_SEQ_MODE_0000      0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/lcout      LogicCell40_SEQ_MODE_0000    379              5309   2363  RISE       7
I__677/I                               LocalMux                       0              5309   2714  RISE       1
I__677/O                               LocalMux                     330              5638   2714  RISE       1
I__681/I                               InMux                          0              5638   2714  RISE       1
I__681/O                               InMux                        259              5898   2714  RISE       1
rx_data_0_LC_2_12_1/in0                LogicCell40_SEQ_MODE_1010      0              5898   2714  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_0_LC_4_9_0/in0
Capture Clock    : timeout_counter_0_LC_4_9_0/clk
Setup Constraint : 6620p
Path slack       : 2727p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2883
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5884
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2728  RISE       5
I__547/I                                        LocalMux                       0              3001   2728  RISE       1
I__547/O                                        LocalMux                     330              3331   2728  RISE       1
I__551/I                                        InMux                          0              3331   2728  RISE       1
I__551/O                                        InMux                        259              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/in0        LogicCell40_SEQ_MODE_0000      0              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/lcout      LogicCell40_SEQ_MODE_0000    449              4039   2728  RISE       1
I__571/I                                        LocalMux                       0              4039   2728  RISE       1
I__571/O                                        LocalMux                     330              4369   2728  RISE       1
I__572/I                                        InMux                          0              4369   2728  RISE       1
I__572/O                                        InMux                        259              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4944   2728  RISE       6
I__537/I                                        Odrv4                          0              4944   2728  RISE       1
I__537/O                                        Odrv4                        351              5295   2728  RISE       1
I__542/I                                        LocalMux                       0              5295   2728  RISE       1
I__542/O                                        LocalMux                     330              5624   2728  RISE       1
I__544/I                                        InMux                          0              5624   2728  RISE       1
I__544/O                                        InMux                        259              5884   2728  RISE       1
timeout_counter_0_LC_4_9_0/in0                  LogicCell40_SEQ_MODE_1010      0              5884   2728  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_3_LC_1_11_1/in0
Capture Clock    : rx_data_3_LC_1_11_1/clk
Setup Constraint : 6620p
Path slack       : 2727p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2883
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5884
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1190/I                                            LocalMux                       0              4390   2728  RISE       1
I__1190/O                                            LocalMux                     330              4720   2728  RISE       1
I__1208/I                                            InMux                          0              4720   2728  RISE       1
I__1208/O                                            InMux                        259              4979   2728  RISE       1
rx_data_RNO_1_3_LC_1_10_6/in3                        LogicCell40_SEQ_MODE_0000      0              4979   2728  RISE       1
rx_data_RNO_1_3_LC_1_10_6/lcout                      LogicCell40_SEQ_MODE_0000    316              5295   2728  RISE       1
I__237/I                                             LocalMux                       0              5295   2728  RISE       1
I__237/O                                             LocalMux                     330              5624   2728  RISE       1
I__238/I                                             InMux                          0              5624   2728  RISE       1
I__238/O                                             InMux                        259              5884   2728  RISE       1
rx_data_3_LC_1_11_1/in0                              LogicCell40_SEQ_MODE_1010      0              5884   2728  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_2_LC_4_9_2/in0
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Setup Constraint : 6620p
Path slack       : 2727p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2883
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5884
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2728  RISE       5
I__547/I                                        LocalMux                       0              3001   2728  RISE       1
I__547/O                                        LocalMux                     330              3331   2728  RISE       1
I__551/I                                        InMux                          0              3331   2728  RISE       1
I__551/O                                        InMux                        259              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/in0        LogicCell40_SEQ_MODE_0000      0              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/lcout      LogicCell40_SEQ_MODE_0000    449              4039   2728  RISE       1
I__571/I                                        LocalMux                       0              4039   2728  RISE       1
I__571/O                                        LocalMux                     330              4369   2728  RISE       1
I__572/I                                        InMux                          0              4369   2728  RISE       1
I__572/O                                        InMux                        259              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4944   2728  RISE       6
I__537/I                                        Odrv4                          0              4944   2728  RISE       1
I__537/O                                        Odrv4                        351              5295   2728  RISE       1
I__542/I                                        LocalMux                       0              5295   2728  RISE       1
I__542/O                                        LocalMux                     330              5624   2728  RISE       1
I__545/I                                        InMux                          0              5624   2728  RISE       1
I__545/O                                        InMux                        259              5884   2728  RISE       1
timeout_counter_2_LC_4_9_2/in0                  LogicCell40_SEQ_MODE_1010      0              5884   2728  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : rx_data_2_LC_2_13_6/in1
Capture Clock    : rx_data_2_LC_2_13_6/clk
Setup Constraint : 6620p
Path slack       : 2770p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2911
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5912
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2770  RISE      11
I__634/I                                Odrv4                          0              3001   2770  RISE       1
I__634/O                                Odrv4                        351              3352   2770  RISE       1
I__639/I                                Span4Mux_v                     0              3352   2770  RISE       1
I__639/O                                Span4Mux_v                   351              3703   2770  RISE       1
I__649/I                                LocalMux                       0              3703   2770  RISE       1
I__649/O                                LocalMux                     330              4032   2770  RISE       1
I__657/I                                InMux                          0              4032   2770  RISE       1
I__657/O                                InMux                        259              4292   2770  RISE       1
rx_data_RNO_0_2_LC_4_12_3/in0           LogicCell40_SEQ_MODE_0000      0              4292   2770  RISE       1
rx_data_RNO_0_2_LC_4_12_3/lcout         LogicCell40_SEQ_MODE_0000    449              4741   2770  RISE       1
I__613/I                                Odrv4                          0              4741   2770  RISE       1
I__613/O                                Odrv4                        351              5091   2770  RISE       1
I__614/I                                Span4Mux_s3_h                  0              5091   2770  RISE       1
I__614/O                                Span4Mux_s3_h                231              5323   2770  RISE       1
I__615/I                                LocalMux                       0              5323   2770  RISE       1
I__615/O                                LocalMux                     330              5652   2770  RISE       1
I__616/I                                InMux                          0              5652   2770  RISE       1
I__616/O                                InMux                        259              5912   2770  RISE       1
rx_data_2_LC_2_13_6/in1                 LogicCell40_SEQ_MODE_1010      0              5912   2770  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_3_LC_1_11_1/in1
Capture Clock    : rx_data_3_LC_1_11_1/clk
Setup Constraint : 6620p
Path slack       : 2784p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5898
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__501/I                               LocalMux                       0              4341   2363  RISE       1
I__501/O                               LocalMux                     330              4671   2363  RISE       1
I__506/I                               InMux                          0              4671   2363  RISE       1
I__506/O                               InMux                        259              4930   2363  RISE       1
I__510/I                               CascadeMux                     0              4930   2363  RISE       1
I__510/O                               CascadeMux                     0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/in2        LogicCell40_SEQ_MODE_0000      0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/lcout      LogicCell40_SEQ_MODE_0000    379              5309   2363  RISE       7
I__678/I                               LocalMux                       0              5309   2784  RISE       1
I__678/O                               LocalMux                     330              5638   2784  RISE       1
I__683/I                               InMux                          0              5638   2784  RISE       1
I__683/O                               InMux                        259              5898   2784  RISE       1
rx_data_3_LC_1_11_1/in1                LogicCell40_SEQ_MODE_1010      0              5898   2784  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_4_LC_2_12_4/in1
Capture Clock    : rx_data_4_LC_2_12_4/clk
Setup Constraint : 6620p
Path slack       : 2784p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5898
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__501/I                               LocalMux                       0              4341   2363  RISE       1
I__501/O                               LocalMux                     330              4671   2363  RISE       1
I__506/I                               InMux                          0              4671   2363  RISE       1
I__506/O                               InMux                        259              4930   2363  RISE       1
I__510/I                               CascadeMux                     0              4930   2363  RISE       1
I__510/O                               CascadeMux                     0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/in2        LogicCell40_SEQ_MODE_0000      0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/lcout      LogicCell40_SEQ_MODE_0000    379              5309   2363  RISE       7
I__677/I                               LocalMux                       0              5309   2714  RISE       1
I__677/O                               LocalMux                     330              5638   2714  RISE       1
I__682/I                               InMux                          0              5638   2784  RISE       1
I__682/O                               InMux                        259              5898   2784  RISE       1
rx_data_4_LC_2_12_4/in1                LogicCell40_SEQ_MODE_1010      0              5898   2784  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_5_LC_1_11_3/in1
Capture Clock    : rx_data_5_LC_1_11_3/clk
Setup Constraint : 6620p
Path slack       : 2784p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5898
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__501/I                               LocalMux                       0              4341   2363  RISE       1
I__501/O                               LocalMux                     330              4671   2363  RISE       1
I__506/I                               InMux                          0              4671   2363  RISE       1
I__506/O                               InMux                        259              4930   2363  RISE       1
I__510/I                               CascadeMux                     0              4930   2363  RISE       1
I__510/O                               CascadeMux                     0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/in2        LogicCell40_SEQ_MODE_0000      0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/lcout      LogicCell40_SEQ_MODE_0000    379              5309   2363  RISE       7
I__678/I                               LocalMux                       0              5309   2784  RISE       1
I__678/O                               LocalMux                     330              5638   2784  RISE       1
I__684/I                               InMux                          0              5638   2784  RISE       1
I__684/O                               InMux                        259              5898   2784  RISE       1
rx_data_5_LC_1_11_3/in1                LogicCell40_SEQ_MODE_1010      0              5898   2784  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : state_10_LC_2_11_6/in2
Capture Clock    : state_10_LC_2_11_6/clk
Setup Constraint : 6620p
Path slack       : 2833p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -323
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8759

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2925
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5926
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__742/I                         Odrv4                          0              3001   2833  RISE       1
I__742/O                         Odrv4                        351              3352   2833  RISE       1
I__748/I                         Span4Mux_v                     0              3352   2833  RISE       1
I__748/O                         Span4Mux_v                   351              3703   2833  RISE       1
I__755/I                         LocalMux                       0              3703   2833  RISE       1
I__755/O                         LocalMux                     330              4032   2833  RISE       1
I__757/I                         InMux                          0              4032   2833  RISE       1
I__757/O                         InMux                        259              4292   2833  RISE       1
state_RNI0IHQ_7_LC_4_11_5/in3    LogicCell40_SEQ_MODE_0000      0              4292   2833  RISE       1
state_RNI0IHQ_7_LC_4_11_5/lcout  LogicCell40_SEQ_MODE_0000    316              4607   2833  RISE       2
I__736/I                         Odrv4                          0              4607   2833  RISE       1
I__736/O                         Odrv4                        351              4958   2833  RISE       1
I__737/I                         LocalMux                       0              4958   2833  RISE       1
I__737/O                         LocalMux                     330              5288   2833  RISE       1
I__739/I                         InMux                          0              5288   2833  RISE       1
I__739/O                         InMux                        259              5547   2833  RISE       1
state_RNO_0_10_LC_2_11_5/in1     LogicCell40_SEQ_MODE_0000      0              5547   2833  RISE       1
state_RNO_0_10_LC_2_11_5/ltout   LogicCell40_SEQ_MODE_0000    379              5926   2833  FALL       1
I__338/I                         CascadeMux                     0              5926   2833  FALL       1
I__338/O                         CascadeMux                     0              5926   2833  FALL       1
state_10_LC_2_11_6/in2           LogicCell40_SEQ_MODE_1010      0              5926   2833  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_rep1_LC_1_9_2/lcout
Path End         : rx_data_7_LC_1_11_5/in0
Capture Clock    : rx_data_7_LC_1_11_5/clk
Setup Constraint : 6620p
Path slack       : 2839p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2771
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5772
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_rep1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2840  RISE      10
I__449/I                               Odrv12                         0              3001   2840  RISE       1
I__449/O                               Odrv12                       491              3492   2840  RISE       1
I__452/I                               LocalMux                       0              3492   2840  RISE       1
I__452/O                               LocalMux                     330              3822   2840  RISE       1
I__460/I                               InMux                          0              3822   2840  RISE       1
I__460/O                               InMux                        259              4081   2840  RISE       1
rx_data_RNO_1_7_LC_1_15_7/in1          LogicCell40_SEQ_MODE_0000      0              4081   2840  RISE       1
rx_data_RNO_1_7_LC_1_15_7/lcout        LogicCell40_SEQ_MODE_0000    400              4481   2840  RISE       1
I__265/I                               Odrv4                          0              4481   2840  RISE       1
I__265/O                               Odrv4                        351              4832   2840  RISE       1
I__266/I                               Span4Mux_v                     0              4832   2840  RISE       1
I__266/O                               Span4Mux_v                   351              5183   2840  RISE       1
I__267/I                               LocalMux                       0              5183   2840  RISE       1
I__267/O                               LocalMux                     330              5512   2840  RISE       1
I__268/I                               InMux                          0              5512   2840  RISE       1
I__268/O                               InMux                        259              5772   2840  RISE       1
rx_data_7_LC_1_11_5/in0                LogicCell40_SEQ_MODE_1010      0              5772   2840  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_7_LC_1_11_5/ce
Capture Clock    : rx_data_7_LC_1_11_5/clk
Setup Constraint : 6620p
Path slack       : 2853p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3227
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6228
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__662/I                                             LocalMux                       0              5295   2854  RISE       1
I__662/O                                             LocalMux                     330              5624   2854  RISE       1
I__666/I                                             CEMux                          0              5624   2854  RISE       1
I__666/O                                             CEMux                        603              6228   2854  RISE       1
rx_data_7_LC_1_11_5/ce                               LogicCell40_SEQ_MODE_1010      0              6228   2854  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_5_LC_1_11_3/ce
Capture Clock    : rx_data_5_LC_1_11_3/clk
Setup Constraint : 6620p
Path slack       : 2853p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3227
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6228
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__662/I                                             LocalMux                       0              5295   2854  RISE       1
I__662/O                                             LocalMux                     330              5624   2854  RISE       1
I__666/I                                             CEMux                          0              5624   2854  RISE       1
I__666/O                                             CEMux                        603              6228   2854  RISE       1
rx_data_5_LC_1_11_3/ce                               LogicCell40_SEQ_MODE_1010      0              6228   2854  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_3_LC_1_11_1/ce
Capture Clock    : rx_data_3_LC_1_11_1/clk
Setup Constraint : 6620p
Path slack       : 2853p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3227
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6228
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1196/I                                            InMux                          0              4720   1633  RISE       1
I__1196/O                                            InMux                        259              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/in3                       LogicCell40_SEQ_MODE_0000      0              4979   1633  RISE       1
state_RNIGRAC2_1_LC_2_10_3/lcout                     LogicCell40_SEQ_MODE_0000    316              5295   1633  RISE      10
I__662/I                                             LocalMux                       0              5295   2854  RISE       1
I__662/O                                             LocalMux                     330              5624   2854  RISE       1
I__666/I                                             CEMux                          0              5624   2854  RISE       1
I__666/O                                             CEMux                        603              6228   2854  RISE       1
rx_data_3_LC_1_11_1/ce                               LogicCell40_SEQ_MODE_1010      0              6228   2854  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_6_LC_2_12_6/in3
Capture Clock    : rx_data_6_LC_2_12_6/clk
Setup Constraint : 6620p
Path slack       : 2889p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2918
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5919
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__500/I                               LocalMux                       0              4341   2398  RISE       1
I__500/O                               LocalMux                     330              4671   2398  RISE       1
I__505/I                               InMux                          0              4671   2889  RISE       1
I__505/O                               InMux                        259              4930   2889  RISE       1
rx_data_RNO_0_6_LC_1_12_2/in1          LogicCell40_SEQ_MODE_0000      0              4930   2889  RISE       1
rx_data_RNO_0_6_LC_1_12_2/lcout        LogicCell40_SEQ_MODE_0000    400              5330   2889  RISE       1
I__361/I                               LocalMux                       0              5330   2889  RISE       1
I__361/O                               LocalMux                     330              5659   2889  RISE       1
I__362/I                               InMux                          0              5659   2889  RISE       1
I__362/O                               InMux                        259              5919   2889  RISE       1
rx_data_6_LC_2_12_6/in3                LogicCell40_SEQ_MODE_1010      0              5919   2889  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_7_LC_1_11_5/in3
Capture Clock    : rx_data_7_LC_1_11_5/clk
Setup Constraint : 6620p
Path slack       : 2910p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5898
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__501/I                               LocalMux                       0              4341   2363  RISE       1
I__501/O                               LocalMux                     330              4671   2363  RISE       1
I__506/I                               InMux                          0              4671   2363  RISE       1
I__506/O                               InMux                        259              4930   2363  RISE       1
I__510/I                               CascadeMux                     0              4930   2363  RISE       1
I__510/O                               CascadeMux                     0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/in2        LogicCell40_SEQ_MODE_0000      0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/lcout      LogicCell40_SEQ_MODE_0000    379              5309   2363  RISE       7
I__678/I                               LocalMux                       0              5309   2784  RISE       1
I__678/O                               LocalMux                     330              5638   2784  RISE       1
I__685/I                               InMux                          0              5638   2910  RISE       1
I__685/O                               InMux                        259              5898   2910  RISE       1
rx_data_7_LC_1_11_5/in3                LogicCell40_SEQ_MODE_1010      0              5898   2910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : timeout_counter_5_LC_4_11_1/in3
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Setup Constraint : 6620p
Path slack       : 2938p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2869
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5870
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2938  RISE       3
I__594/I                                   LocalMux                       0              3001   2938  RISE       1
I__594/O                                   LocalMux                     330              3331   2938  RISE       1
I__596/I                                   InMux                          0              3331   2938  RISE       1
I__596/O                                   InMux                        259              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/in1             LogicCell40_SEQ_MODE_1010      0              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/carryout        LogicCell40_SEQ_MODE_1010    259              3850   2938  RISE       2
timeout_counter_1_LC_4_9_1/carryin         LogicCell40_SEQ_MODE_1010      0              3850   2938  RISE       1
timeout_counter_1_LC_4_9_1/carryout        LogicCell40_SEQ_MODE_1010    126              3976   2938  RISE       2
timeout_counter_2_LC_4_9_2/carryin         LogicCell40_SEQ_MODE_1010      0              3976   2938  RISE       1
timeout_counter_2_LC_4_9_2/carryout        LogicCell40_SEQ_MODE_1010    126              4102   2938  RISE       2
timeout_counter_3_LC_4_9_3/carryin         LogicCell40_SEQ_MODE_1010      0              4102   2938  RISE       1
timeout_counter_3_LC_4_9_3/carryout        LogicCell40_SEQ_MODE_1010    126              4229   2938  RISE       2
timeout_counter_RNO_0_4_LC_4_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              4229   2938  RISE       1
timeout_counter_RNO_0_4_LC_4_9_4/carryout  LogicCell40_SEQ_MODE_0000    126              4355   2938  RISE       1
I__513/I                                   InMux                          0              4355   2938  RISE       1
I__513/O                                   InMux                        259              4614   2938  RISE       1
timeout_counter_RNO_0_5_LC_4_9_5/in3       LogicCell40_SEQ_MODE_0000      0              4614   2938  RISE       1
timeout_counter_RNO_0_5_LC_4_9_5/lcout     LogicCell40_SEQ_MODE_0000    316              4930   2938  RISE       1
I__532/I                                   Odrv4                          0              4930   2938  RISE       1
I__532/O                                   Odrv4                        351              5281   2938  RISE       1
I__533/I                                   LocalMux                       0              5281   2938  RISE       1
I__533/O                                   LocalMux                     330              5610   2938  RISE       1
I__534/I                                   InMux                          0              5610   2938  RISE       1
I__534/O                                   InMux                        259              5870   2938  RISE       1
timeout_counter_5_LC_4_11_1/in3            LogicCell40_SEQ_MODE_1010      0              5870   2938  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : timeout_counter_4_LC_4_11_0/in2
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Setup Constraint : 6620p
Path slack       : 2966p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2743
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout        LogicCell40_SEQ_MODE_1010    540              3001   2938  RISE       3
I__594/I                                LocalMux                       0              3001   2938  RISE       1
I__594/O                                LocalMux                     330              3331   2938  RISE       1
I__596/I                                InMux                          0              3331   2938  RISE       1
I__596/O                                InMux                        259              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/in1          LogicCell40_SEQ_MODE_1010      0              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/carryout     LogicCell40_SEQ_MODE_1010    259              3850   2938  RISE       2
timeout_counter_1_LC_4_9_1/carryin      LogicCell40_SEQ_MODE_1010      0              3850   2938  RISE       1
timeout_counter_1_LC_4_9_1/carryout     LogicCell40_SEQ_MODE_1010    126              3976   2938  RISE       2
timeout_counter_2_LC_4_9_2/carryin      LogicCell40_SEQ_MODE_1010      0              3976   2938  RISE       1
timeout_counter_2_LC_4_9_2/carryout     LogicCell40_SEQ_MODE_1010    126              4102   2938  RISE       2
timeout_counter_3_LC_4_9_3/carryin      LogicCell40_SEQ_MODE_1010      0              4102   2938  RISE       1
timeout_counter_3_LC_4_9_3/carryout     LogicCell40_SEQ_MODE_1010    126              4229   2938  RISE       2
I__514/I                                InMux                          0              4229   2966  RISE       1
I__514/O                                InMux                        259              4488   2966  RISE       1
timeout_counter_RNO_0_4_LC_4_9_4/in3    LogicCell40_SEQ_MODE_0000      0              4488   2966  RISE       1
timeout_counter_RNO_0_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_0000    316              4804   2966  RISE       1
I__560/I                                Odrv4                          0              4804   2966  RISE       1
I__560/O                                Odrv4                        351              5154   2966  RISE       1
I__561/I                                LocalMux                       0              5154   2966  RISE       1
I__561/O                                LocalMux                     330              5484   2966  RISE       1
I__562/I                                InMux                          0              5484   2966  RISE       1
I__562/O                                InMux                        259              5744   2966  RISE       1
I__563/I                                CascadeMux                     0              5744   2966  RISE       1
I__563/O                                CascadeMux                     0              5744   2966  RISE       1
timeout_counter_4_LC_4_11_0/in2         LogicCell40_SEQ_MODE_1010      0              5744   2966  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_rep1_LC_1_9_2/lcout
Path End         : rx_data_6_LC_2_12_6/in1
Capture Clock    : rx_data_6_LC_2_12_6/clk
Setup Constraint : 6620p
Path slack       : 3001p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2680
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5681
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_rep1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2840  RISE      10
I__448/I                               Odrv4                          0              3001   3001  RISE       1
I__448/O                               Odrv4                        351              3352   3001  RISE       1
I__451/I                               Span4Mux_v                     0              3352   3001  RISE       1
I__451/O                               Span4Mux_v                   351              3703   3001  RISE       1
I__457/I                               LocalMux                       0              3703   3001  RISE       1
I__457/O                               LocalMux                     330              4032   3001  RISE       1
I__464/I                               InMux                          0              4032   3001  RISE       1
I__464/O                               InMux                        259              4292   3001  RISE       1
rx_data_RNO_1_6_LC_2_14_0/in0          LogicCell40_SEQ_MODE_0000      0              4292   3001  RISE       1
rx_data_RNO_1_6_LC_2_14_0/lcout        LogicCell40_SEQ_MODE_0000    449              4741   3001  RISE       1
I__445/I                               Odrv4                          0              4741   3001  RISE       1
I__445/O                               Odrv4                        351              5091   3001  RISE       1
I__446/I                               LocalMux                       0              5091   3001  RISE       1
I__446/O                               LocalMux                     330              5421   3001  RISE       1
I__447/I                               InMux                          0              5421   3001  RISE       1
I__447/O                               InMux                        259              5681   3001  RISE       1
rx_data_6_LC_2_12_6/in1                LogicCell40_SEQ_MODE_1010      0              5681   3001  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : rx_data_0_LC_2_12_1/in2
Capture Clock    : rx_data_0_LC_2_12_1/clk
Setup Constraint : 6620p
Path slack       : 3015p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2694
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5695
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1767  RISE       5
I__996/I                                             Odrv4                          0              3001   1767  RISE       1
I__996/O                                             Odrv4                        351              3352   1767  RISE       1
I__998/I                                             LocalMux                       0              3352   1767  RISE       1
I__998/O                                             LocalMux                     330              3682   1767  RISE       1
I__1002/I                                            InMux                          0              3682   2433  RISE       1
I__1002/O                                            InMux                        259              3941   2433  RISE       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/in0    LogicCell40_SEQ_MODE_0000      0              3941   2433  RISE       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_0000    449              4390   2433  RISE       7
I__369/I                                             Odrv4                          0              4390   3015  RISE       1
I__369/O                                             Odrv4                        351              4741   3015  RISE       1
I__375/I                                             LocalMux                       0              4741   3015  RISE       1
I__375/O                                             LocalMux                     330              5070   3015  RISE       1
I__377/I                                             InMux                          0              5070   3015  RISE       1
I__377/O                                             InMux                        259              5330   3015  RISE       1
rx_data_RNO_1_0_LC_2_12_0/in0                        LogicCell40_SEQ_MODE_0000      0              5330   3015  RISE       1
rx_data_RNO_1_0_LC_2_12_0/ltout                      LogicCell40_SEQ_MODE_0000    365              5695   3015  RISE       1
I__388/I                                             CascadeMux                     0              5695   3015  RISE       1
I__388/O                                             CascadeMux                     0              5695   3015  RISE       1
rx_data_0_LC_2_12_1/in2                              LogicCell40_SEQ_MODE_1010      0              5695   3015  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_7_LC_1_11_5/in2
Capture Clock    : rx_data_7_LC_1_11_5/clk
Setup Constraint : 6620p
Path slack       : 3065p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2644
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5645
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__502/I                               Odrv4                          0              4341   3064  RISE       1
I__502/O                               Odrv4                        351              4692   3064  RISE       1
I__507/I                               LocalMux                       0              4692   3064  RISE       1
I__507/O                               LocalMux                     330              5021   3064  RISE       1
I__511/I                               InMux                          0              5021   3064  RISE       1
I__511/O                               InMux                        259              5281   3064  RISE       1
rx_data_RNO_0_7_LC_1_11_4/in0          LogicCell40_SEQ_MODE_0000      0              5281   3064  RISE       1
rx_data_RNO_0_7_LC_1_11_4/ltout        LogicCell40_SEQ_MODE_0000    365              5645   3064  RISE       1
I__232/I                               CascadeMux                     0              5645   3064  RISE       1
I__232/O                               CascadeMux                     0              5645   3064  RISE       1
rx_data_7_LC_1_11_5/in2                LogicCell40_SEQ_MODE_1010      0              5645   3064  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_1_LC_4_9_1/in0
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Setup Constraint : 6620p
Path slack       : 3078p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2532
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5533
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2728  RISE       5
I__547/I                                        LocalMux                       0              3001   2728  RISE       1
I__547/O                                        LocalMux                     330              3331   2728  RISE       1
I__551/I                                        InMux                          0              3331   2728  RISE       1
I__551/O                                        InMux                        259              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/in0        LogicCell40_SEQ_MODE_0000      0              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/lcout      LogicCell40_SEQ_MODE_0000    449              4039   2728  RISE       1
I__571/I                                        LocalMux                       0              4039   2728  RISE       1
I__571/O                                        LocalMux                     330              4369   2728  RISE       1
I__572/I                                        InMux                          0              4369   2728  RISE       1
I__572/O                                        InMux                        259              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4944   2728  RISE       6
I__535/I                                        LocalMux                       0              4944   3078  RISE       1
I__535/O                                        LocalMux                     330              5274   3078  RISE       1
I__538/I                                        InMux                          0              5274   3078  RISE       1
I__538/O                                        InMux                        259              5533   3078  RISE       1
timeout_counter_1_LC_4_9_1/in0                  LogicCell40_SEQ_MODE_1010      0              5533   3078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_3_LC_4_9_3/in0
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Setup Constraint : 6620p
Path slack       : 3078p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2532
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5533
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2728  RISE       5
I__547/I                                        LocalMux                       0              3001   2728  RISE       1
I__547/O                                        LocalMux                     330              3331   2728  RISE       1
I__551/I                                        InMux                          0              3331   2728  RISE       1
I__551/O                                        InMux                        259              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/in0        LogicCell40_SEQ_MODE_0000      0              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/lcout      LogicCell40_SEQ_MODE_0000    449              4039   2728  RISE       1
I__571/I                                        LocalMux                       0              4039   2728  RISE       1
I__571/O                                        LocalMux                     330              4369   2728  RISE       1
I__572/I                                        InMux                          0              4369   2728  RISE       1
I__572/O                                        InMux                        259              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4944   2728  RISE       6
I__535/I                                        LocalMux                       0              4944   3078  RISE       1
I__535/O                                        LocalMux                     330              5274   3078  RISE       1
I__539/I                                        InMux                          0              5274   3078  RISE       1
I__539/O                                        InMux                        259              5533   3078  RISE       1
timeout_counter_3_LC_4_9_3/in0                  LogicCell40_SEQ_MODE_1010      0              5533   3078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : state_11_LC_2_11_2/in1
Capture Clock    : state_11_LC_2_11_2/clk
Setup Constraint : 6620p
Path slack       : 3135p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2546
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5547
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__742/I                         Odrv4                          0              3001   2833  RISE       1
I__742/O                         Odrv4                        351              3352   2833  RISE       1
I__748/I                         Span4Mux_v                     0              3352   2833  RISE       1
I__748/O                         Span4Mux_v                   351              3703   2833  RISE       1
I__755/I                         LocalMux                       0              3703   2833  RISE       1
I__755/O                         LocalMux                     330              4032   2833  RISE       1
I__757/I                         InMux                          0              4032   2833  RISE       1
I__757/O                         InMux                        259              4292   2833  RISE       1
state_RNI0IHQ_7_LC_4_11_5/in3    LogicCell40_SEQ_MODE_0000      0              4292   2833  RISE       1
state_RNI0IHQ_7_LC_4_11_5/lcout  LogicCell40_SEQ_MODE_0000    316              4607   2833  RISE       2
I__736/I                         Odrv4                          0              4607   2833  RISE       1
I__736/O                         Odrv4                        351              4958   2833  RISE       1
I__738/I                         LocalMux                       0              4958   3134  RISE       1
I__738/O                         LocalMux                     330              5288   3134  RISE       1
I__740/I                         InMux                          0              5288   3134  RISE       1
I__740/O                         InMux                        259              5547   3134  RISE       1
state_11_LC_2_11_2/in1           LogicCell40_SEQ_MODE_1010      0              5547   3134  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_5_LC_4_11_1/in2
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Setup Constraint : 6620p
Path slack       : 3177p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2532
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5533
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2728  RISE       5
I__547/I                                        LocalMux                       0              3001   2728  RISE       1
I__547/O                                        LocalMux                     330              3331   2728  RISE       1
I__551/I                                        InMux                          0              3331   2728  RISE       1
I__551/O                                        InMux                        259              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/in0        LogicCell40_SEQ_MODE_0000      0              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/lcout      LogicCell40_SEQ_MODE_0000    449              4039   2728  RISE       1
I__571/I                                        LocalMux                       0              4039   2728  RISE       1
I__571/O                                        LocalMux                     330              4369   2728  RISE       1
I__572/I                                        InMux                          0              4369   2728  RISE       1
I__572/O                                        InMux                        259              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4944   2728  RISE       6
I__536/I                                        LocalMux                       0              4944   3176  RISE       1
I__536/O                                        LocalMux                     330              5274   3176  RISE       1
I__540/I                                        InMux                          0              5274   3176  RISE       1
I__540/O                                        InMux                        259              5533   3176  RISE       1
I__543/I                                        CascadeMux                     0              5533   3176  RISE       1
I__543/O                                        CascadeMux                     0              5533   3176  RISE       1
timeout_counter_5_LC_4_11_1/in2                 LogicCell40_SEQ_MODE_1010      0              5533   3176  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : state_8_LC_1_13_1/in1
Capture Clock    : state_8_LC_1_13_1/clk
Setup Constraint : 6620p
Path slack       : 3177p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2504
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5505
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1191/I                                            Odrv4                          0              4390   3176  RISE       1
I__1191/O                                            Odrv4                        351              4741   3176  RISE       1
I__1210/I                                            Span4Mux_s1_h                  0              4741   3176  RISE       1
I__1210/O                                            Span4Mux_s1_h                175              4916   3176  RISE       1
I__1223/I                                            LocalMux                       0              4916   3176  RISE       1
I__1223/O                                            LocalMux                     330              5246   3176  RISE       1
I__1227/I                                            InMux                          0              5246   3176  RISE       1
I__1227/O                                            InMux                        259              5505   3176  RISE       1
state_8_LC_1_13_1/in1                                LogicCell40_SEQ_MODE_1010      0              5505   3176  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg2_LC_5_11_7/lcout
Path End         : timeout_counter_3_LC_4_9_3/ce
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Setup Constraint : 6620p
Path slack       : 3190p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2890
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg2_LC_5_11_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   3190  RISE       2
I__968/I                             LocalMux                       0              3001   3190  RISE       1
I__968/O                             LocalMux                     330              3331   3190  RISE       1
I__970/I                             InMux                          0              3331   3190  RISE       1
I__970/O                             InMux                        259              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              4039   3190  RISE       6
I__519/I                             Odrv12                         0              4039   3190  RISE       1
I__519/O                             Odrv12                       491              4530   3190  RISE       1
I__521/I                             Sp12to4                        0              4530   3190  RISE       1
I__521/O                             Sp12to4                      428              4958   3190  RISE       1
I__523/I                             LocalMux                       0              4958   3190  RISE       1
I__523/O                             LocalMux                     330              5288   3190  RISE       1
I__524/I                             CEMux                          0              5288   3190  RISE       1
I__524/O                             CEMux                        603              5891   3190  RISE       1
timeout_counter_3_LC_4_9_3/ce        LogicCell40_SEQ_MODE_1010      0              5891   3190  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg2_LC_5_11_7/lcout
Path End         : timeout_counter_2_LC_4_9_2/ce
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Setup Constraint : 6620p
Path slack       : 3190p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2890
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg2_LC_5_11_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   3190  RISE       2
I__968/I                             LocalMux                       0              3001   3190  RISE       1
I__968/O                             LocalMux                     330              3331   3190  RISE       1
I__970/I                             InMux                          0              3331   3190  RISE       1
I__970/O                             InMux                        259              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              4039   3190  RISE       6
I__519/I                             Odrv12                         0              4039   3190  RISE       1
I__519/O                             Odrv12                       491              4530   3190  RISE       1
I__521/I                             Sp12to4                        0              4530   3190  RISE       1
I__521/O                             Sp12to4                      428              4958   3190  RISE       1
I__523/I                             LocalMux                       0              4958   3190  RISE       1
I__523/O                             LocalMux                     330              5288   3190  RISE       1
I__524/I                             CEMux                          0              5288   3190  RISE       1
I__524/O                             CEMux                        603              5891   3190  RISE       1
timeout_counter_2_LC_4_9_2/ce        LogicCell40_SEQ_MODE_1010      0              5891   3190  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg2_LC_5_11_7/lcout
Path End         : timeout_counter_1_LC_4_9_1/ce
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Setup Constraint : 6620p
Path slack       : 3190p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2890
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg2_LC_5_11_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   3190  RISE       2
I__968/I                             LocalMux                       0              3001   3190  RISE       1
I__968/O                             LocalMux                     330              3331   3190  RISE       1
I__970/I                             InMux                          0              3331   3190  RISE       1
I__970/O                             InMux                        259              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              4039   3190  RISE       6
I__519/I                             Odrv12                         0              4039   3190  RISE       1
I__519/O                             Odrv12                       491              4530   3190  RISE       1
I__521/I                             Sp12to4                        0              4530   3190  RISE       1
I__521/O                             Sp12to4                      428              4958   3190  RISE       1
I__523/I                             LocalMux                       0              4958   3190  RISE       1
I__523/O                             LocalMux                     330              5288   3190  RISE       1
I__524/I                             CEMux                          0              5288   3190  RISE       1
I__524/O                             CEMux                        603              5891   3190  RISE       1
timeout_counter_1_LC_4_9_1/ce        LogicCell40_SEQ_MODE_1010      0              5891   3190  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg2_LC_5_11_7/lcout
Path End         : timeout_counter_0_LC_4_9_0/ce
Capture Clock    : timeout_counter_0_LC_4_9_0/clk
Setup Constraint : 6620p
Path slack       : 3190p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2890
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg2_LC_5_11_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   3190  RISE       2
I__968/I                             LocalMux                       0              3001   3190  RISE       1
I__968/O                             LocalMux                     330              3331   3190  RISE       1
I__970/I                             InMux                          0              3331   3190  RISE       1
I__970/O                             InMux                        259              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              4039   3190  RISE       6
I__519/I                             Odrv12                         0              4039   3190  RISE       1
I__519/O                             Odrv12                       491              4530   3190  RISE       1
I__521/I                             Sp12to4                        0              4530   3190  RISE       1
I__521/O                             Sp12to4                      428              4958   3190  RISE       1
I__523/I                             LocalMux                       0              4958   3190  RISE       1
I__523/O                             LocalMux                     330              5288   3190  RISE       1
I__524/I                             CEMux                          0              5288   3190  RISE       1
I__524/O                             CEMux                        603              5891   3190  RISE       1
timeout_counter_0_LC_4_9_0/ce        LogicCell40_SEQ_MODE_1010      0              5891   3190  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : rx_data_4_LC_2_12_4/in3
Capture Clock    : rx_data_4_LC_2_12_4/clk
Setup Constraint : 6620p
Path slack       : 3275p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2532
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5533
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2447  RISE       7
I__418/I                          LocalMux                       0              3001   2489  RISE       1
I__418/O                          LocalMux                     330              3331   2489  RISE       1
I__423/I                          InMux                          0              3331   2489  RISE       1
I__423/O                          InMux                        259              3590   2489  RISE       1
state_RNIIBKK1_2_LC_2_13_7/in0    LogicCell40_SEQ_MODE_0000      0              3590   2489  RISE       1
state_RNIIBKK1_2_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_0000    449              4039   2489  RISE       6
I__469/I                          LocalMux                       0              4039   3275  RISE       1
I__469/O                          LocalMux                     330              4369   3275  RISE       1
I__474/I                          InMux                          0              4369   3275  RISE       1
I__474/O                          InMux                        259              4628   3275  RISE       1
rx_data_RNO_1_4_LC_1_13_3/in3     LogicCell40_SEQ_MODE_0000      0              4628   3275  RISE       1
rx_data_RNO_1_4_LC_1_13_3/lcout   LogicCell40_SEQ_MODE_0000    316              4944   3275  RISE       1
I__364/I                          LocalMux                       0              4944   3275  RISE       1
I__364/O                          LocalMux                     330              5274   3275  RISE       1
I__365/I                          InMux                          0              5274   3275  RISE       1
I__365/O                          InMux                        259              5533   3275  RISE       1
rx_data_4_LC_2_12_4/in3           LogicCell40_SEQ_MODE_1010      0              5533   3275  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_4_LC_4_11_0/in3
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Setup Constraint : 6620p
Path slack       : 3275p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2532
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5533
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout               LogicCell40_SEQ_MODE_1010    540              3001   2728  RISE       5
I__547/I                                        LocalMux                       0              3001   2728  RISE       1
I__547/O                                        LocalMux                     330              3331   2728  RISE       1
I__551/I                                        InMux                          0              3331   2728  RISE       1
I__551/O                                        InMux                        259              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/in0        LogicCell40_SEQ_MODE_0000      0              3590   2728  RISE       1
timeout_counter_RNI09R61_5_LC_4_10_4/lcout      LogicCell40_SEQ_MODE_0000    449              4039   2728  RISE       1
I__571/I                                        LocalMux                       0              4039   2728  RISE       1
I__571/O                                        LocalMux                     330              4369   2728  RISE       1
I__572/I                                        InMux                          0              4369   2728  RISE       1
I__572/O                                        InMux                        259              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              4628   2728  RISE       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4944   2728  RISE       6
I__536/I                                        LocalMux                       0              4944   3176  RISE       1
I__536/O                                        LocalMux                     330              5274   3176  RISE       1
I__541/I                                        InMux                          0              5274   3275  RISE       1
I__541/O                                        InMux                        259              5533   3275  RISE       1
timeout_counter_4_LC_4_11_0/in3                 LogicCell40_SEQ_MODE_1010      0              5533   3275  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : rx_data_4_LC_2_12_4/in0
Capture Clock    : rx_data_4_LC_2_12_4/clk
Setup Constraint : 6620p
Path slack       : 3281p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5330
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1767  RISE       5
I__996/I                                             Odrv4                          0              3001   1767  RISE       1
I__996/O                                             Odrv4                        351              3352   1767  RISE       1
I__998/I                                             LocalMux                       0              3352   1767  RISE       1
I__998/O                                             LocalMux                     330              3682   1767  RISE       1
I__1002/I                                            InMux                          0              3682   2433  RISE       1
I__1002/O                                            InMux                        259              3941   2433  RISE       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/in0    LogicCell40_SEQ_MODE_0000      0              3941   2433  RISE       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_0000    449              4390   2433  RISE       7
I__369/I                                             Odrv4                          0              4390   3015  RISE       1
I__369/O                                             Odrv4                        351              4741   3015  RISE       1
I__375/I                                             LocalMux                       0              4741   3015  RISE       1
I__375/O                                             LocalMux                     330              5070   3015  RISE       1
I__378/I                                             InMux                          0              5070   3282  RISE       1
I__378/O                                             InMux                        259              5330   3282  RISE       1
rx_data_4_LC_2_12_4/in0                              LogicCell40_SEQ_MODE_1010      0              5330   3282  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_3_LC_1_11_1/lcout
Path End         : check_bit_LC_6_12_3/in0
Capture Clock    : check_bit_LC_6_12_3/clk
Setup Constraint : 6620p
Path slack       : 3330p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2280
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5281
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_3_LC_1_11_1/lcout        LogicCell40_SEQ_MODE_1010    540              3001   3331  RISE       4
I__920/I                         Odrv4                          0              3001   3331  RISE       1
I__920/O                         Odrv4                        351              3352   3331  RISE       1
I__924/I                         Span4Mux_h                     0              3352   3331  RISE       1
I__924/O                         Span4Mux_h                   302              3654   3331  RISE       1
I__928/I                         LocalMux                       0              3654   3331  RISE       1
I__928/O                         LocalMux                     330              3983   3331  RISE       1
I__931/I                         InMux                          0              3983   3331  RISE       1
I__931/O                         InMux                        259              4243   3331  RISE       1
check_bit_RNO_1_LC_5_12_5/in0    LogicCell40_SEQ_MODE_0000      0              4243   3331  RISE       1
check_bit_RNO_1_LC_5_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              4692   3331  RISE       1
I__1183/I                        LocalMux                       0              4692   3331  RISE       1
I__1183/O                        LocalMux                     330              5021   3331  RISE       1
I__1184/I                        InMux                          0              5021   3331  RISE       1
I__1184/O                        InMux                        259              5281   3331  RISE       1
check_bit_LC_6_12_3/in0          LogicCell40_SEQ_MODE_1010      0              5281   3331  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : stick_parity_bit_LC_5_11_5/in3
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Setup Constraint : 6620p
Path slack       : 3338p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2469
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5470
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1186/I                                            Odrv12                         0              4390   1661  RISE       1
I__1186/O                                            Odrv12                       491              4881   1661  RISE       1
I__1200/I                                            LocalMux                       0              4881   3338  RISE       1
I__1200/O                                            LocalMux                     330              5211   3338  RISE       1
I__1218/I                                            InMux                          0              5211   3338  RISE       1
I__1218/O                                            InMux                        259              5470   3338  RISE       1
stick_parity_bit_LC_5_11_5/in3                       LogicCell40_SEQ_MODE_1010      0              5470   3338  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : break_interrupt_LC_2_9_4/in0
Capture Clock    : break_interrupt_LC_2_9_4/clk
Setup Constraint : 6620p
Path slack       : 3351p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2259
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5260
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout       LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                              Odrv4                          0              3001   3352  RISE       1
I__247/O                              Odrv4                        351              3352   3352  RISE       1
I__248/I                              Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                              Span4Mux_v                   351              3703   3352  RISE       1
I__249/I                              LocalMux                       0              3703   3352  RISE       1
I__249/O                              LocalMux                     330              4032   3352  RISE       1
I__253/I                              InMux                          0              4032   3352  RISE       1
I__253/O                              InMux                        259              4292   3352  RISE       1
I__263/I                              CascadeMux                     0              4292   3352  RISE       1
I__263/O                              CascadeMux                     0              4292   3352  RISE       1
break_interrupt_RNO_3_LC_2_9_2/in2    LogicCell40_SEQ_MODE_0000      0              4292   3352  RISE       1
break_interrupt_RNO_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              4671   3352  RISE       1
I__334/I                              LocalMux                       0              4671   3352  RISE       1
I__334/O                              LocalMux                     330              5000   3352  RISE       1
I__335/I                              InMux                          0              5000   3352  RISE       1
I__335/O                              InMux                        259              5260   3352  RISE       1
break_interrupt_LC_2_9_4/in0          LogicCell40_SEQ_MODE_1010      0              5260   3352  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : state_2_LC_1_12_7/in1
Capture Clock    : state_2_LC_1_12_7/clk
Setup Constraint : 6620p
Path slack       : 3352p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5330
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1188/I                                            Odrv4                          0              4390   2159  RISE       1
I__1188/O                                            Odrv4                        351              4741   2159  RISE       1
I__1205/I                                            LocalMux                       0              4741   3352  RISE       1
I__1205/O                                            LocalMux                     330              5070   3352  RISE       1
I__1221/I                                            InMux                          0              5070   3352  RISE       1
I__1221/O                                            InMux                        259              5330   3352  RISE       1
state_2_LC_1_12_7/in1                                LogicCell40_SEQ_MODE_1010      0              5330   3352  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_0_LC_4_13_3/lcout
Path End         : rx_sampling_counter_2_LC_4_13_0/in0
Capture Clock    : rx_sampling_counter_2_LC_4_13_0/clk
Setup Constraint : 4960p
Path slack       : 3361p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7717

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4356
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_0_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1010    540              3767   2653  RISE       4
I__852/I                               LocalMux                       0              3767   3361  RISE       1
I__852/O                               LocalMux                     330              4097   3361  RISE       1
I__856/I                               InMux                          0              4097   3361  RISE       1
I__856/O                               InMux                        259              4356   3361  RISE       1
rx_sampling_counter_2_LC_4_13_0/in0    LogicCell40_SEQ_MODE_1010      0              4356   3361  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_1_LC_4_13_1/lcout
Path End         : rx_sampling_counter_3_LC_4_13_2/in0
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Setup Constraint : 4960p
Path slack       : 3361p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -470
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7717

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4356
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_1_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3767   3361  RISE       3
I__859/I                               LocalMux                       0              3767   3361  RISE       1
I__859/O                               LocalMux                     330              4097   3361  RISE       1
I__862/I                               InMux                          0              4097   3361  RISE       1
I__862/O                               InMux                        259              4356   3361  RISE       1
rx_sampling_counter_3_LC_4_13_2/in0    LogicCell40_SEQ_MODE_1010      0              4356   3361  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : rx_data_2_LC_2_13_6/in2
Capture Clock    : rx_data_2_LC_2_13_6/clk
Setup Constraint : 6620p
Path slack       : 3366p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2343
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5344
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   2447  RISE       7
I__418/I                          LocalMux                       0              3001   2489  RISE       1
I__418/O                          LocalMux                     330              3331   2489  RISE       1
I__423/I                          InMux                          0              3331   2489  RISE       1
I__423/O                          InMux                        259              3590   2489  RISE       1
state_RNIIBKK1_2_LC_2_13_7/in0    LogicCell40_SEQ_MODE_0000      0              3590   2489  RISE       1
state_RNIIBKK1_2_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_0000    449              4039   2489  RISE       6
I__468/I                          Odrv4                          0              4039   2489  RISE       1
I__468/O                          Odrv4                        351              4390   2489  RISE       1
I__473/I                          LocalMux                       0              4390   2573  RISE       1
I__473/O                          LocalMux                     330              4720   2573  RISE       1
I__478/I                          InMux                          0              4720   3366  RISE       1
I__478/O                          InMux                        259              4979   3366  RISE       1
rx_data_RNO_1_2_LC_2_13_5/in0     LogicCell40_SEQ_MODE_0000      0              4979   3366  RISE       1
rx_data_RNO_1_2_LC_2_13_5/ltout   LogicCell40_SEQ_MODE_0000    365              5344   3366  RISE       1
I__499/I                          CascadeMux                     0              5344   3366  RISE       1
I__499/O                          CascadeMux                     0              5344   3366  RISE       1
rx_data_2_LC_2_13_6/in2           LogicCell40_SEQ_MODE_1010      0              5344   3366  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : break_interrupt_LC_2_9_4/in1
Capture Clock    : break_interrupt_LC_2_9_4/clk
Setup Constraint : 6620p
Path slack       : 3401p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2280
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5281
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout       LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                              Odrv4                          0              3001   3352  RISE       1
I__247/O                              Odrv4                        351              3352   3352  RISE       1
I__248/I                              Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                              Span4Mux_v                   351              3703   3352  RISE       1
I__249/I                              LocalMux                       0              3703   3352  RISE       1
I__249/O                              LocalMux                     330              4032   3352  RISE       1
I__252/I                              InMux                          0              4032   3401  RISE       1
I__252/O                              InMux                        259              4292   3401  RISE       1
break_interrupt_RNO_2_LC_2_9_1/in1    LogicCell40_SEQ_MODE_0000      0              4292   3401  RISE       1
break_interrupt_RNO_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_0000    400              4692   3401  RISE       1
I__332/I                              LocalMux                       0              4692   3401  RISE       1
I__332/O                              LocalMux                     330              5021   3401  RISE       1
I__333/I                              InMux                          0              5021   3401  RISE       1
I__333/O                              InMux                        259              5281   3401  RISE       1
break_interrupt_LC_2_9_4/in1          LogicCell40_SEQ_MODE_1010      0              5281   3401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_7_LC_1_11_5/lcout
Path End         : check_bit_LC_6_12_3/in1
Capture Clock    : check_bit_LC_6_12_3/clk
Setup Constraint : 6620p
Path slack       : 3401p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2280
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5281
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_7_LC_1_11_5/lcout        LogicCell40_SEQ_MODE_1010    540              3001   3401  RISE       4
I__1267/I                        Odrv4                          0              3001   3401  RISE       1
I__1267/O                        Odrv4                        351              3352   3401  RISE       1
I__1270/I                        Span4Mux_v                     0              3352   3401  RISE       1
I__1270/O                        Span4Mux_v                   351              3703   3401  RISE       1
I__1273/I                        LocalMux                       0              3703   3401  RISE       1
I__1273/O                        LocalMux                     330              4032   3401  RISE       1
I__1276/I                        InMux                          0              4032   3401  RISE       1
I__1276/O                        InMux                        259              4292   3401  RISE       1
check_bit_RNO_0_LC_5_12_7/in1    LogicCell40_SEQ_MODE_0000      0              4292   3401  RISE       1
check_bit_RNO_0_LC_5_12_7/lcout  LogicCell40_SEQ_MODE_0000    400              4692   3401  RISE       1
I__1181/I                        LocalMux                       0              4692   3401  RISE       1
I__1181/O                        LocalMux                     330              5021   3401  RISE       1
I__1182/I                        InMux                          0              5021   3401  RISE       1
I__1182/O                        InMux                        259              5281   3401  RISE       1
check_bit_LC_6_12_3/in1          LogicCell40_SEQ_MODE_1010      0              5281   3401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_4_LC_2_12_4/in2
Capture Clock    : rx_data_4_LC_2_12_4/clk
Setup Constraint : 6620p
Path slack       : 3401p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -323
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8759

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2357
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5358
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1193/I                                            LocalMux                       0              4390   3401  RISE       1
I__1193/O                                            LocalMux                     330              4720   3401  RISE       1
I__1213/I                                            InMux                          0              4720   3401  RISE       1
I__1213/O                                            InMux                        259              4979   3401  RISE       1
rx_data_RNO_0_4_LC_2_12_3/in1                        LogicCell40_SEQ_MODE_0000      0              4979   3401  RISE       1
rx_data_RNO_0_4_LC_2_12_3/ltout                      LogicCell40_SEQ_MODE_0000    379              5358   3401  FALL       1
I__366/I                                             CascadeMux                     0              5358   3401  FALL       1
I__366/O                                             CascadeMux                     0              5358   3401  FALL       1
rx_data_4_LC_2_12_4/in2                              LogicCell40_SEQ_MODE_1010      0              5358   3401  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : rx_data_0_LC_2_12_1/in3
Capture Clock    : rx_data_0_LC_2_12_1/clk
Setup Constraint : 6620p
Path slack       : 3408p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2399
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5400
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE      13
I__707/I                                Odrv12                         0              3001   3408  RISE       1
I__707/O                                Odrv12                       491              3492   3408  RISE       1
I__712/I                                LocalMux                       0              3492   3408  RISE       1
I__712/O                                LocalMux                     330              3822   3408  RISE       1
I__724/I                                InMux                          0              3822   3408  RISE       1
I__724/O                                InMux                        259              4081   3408  RISE       1
I__732/I                                CascadeMux                     0              4081   3408  RISE       1
I__732/O                                CascadeMux                     0              4081   3408  RISE       1
rx_data_RNO_0_0_LC_2_12_2/in2           LogicCell40_SEQ_MODE_0000      0              4081   3408  RISE       1
rx_data_RNO_0_0_LC_2_12_2/lcout         LogicCell40_SEQ_MODE_0000    379              4460   3408  RISE       1
I__379/I                                Odrv4                          0              4460   3408  RISE       1
I__379/O                                Odrv4                        351              4811   3408  RISE       1
I__380/I                                LocalMux                       0              4811   3408  RISE       1
I__380/O                                LocalMux                     330              5140   3408  RISE       1
I__381/I                                InMux                          0              5140   3408  RISE       1
I__381/O                                InMux                        259              5400   3408  RISE       1
rx_data_0_LC_2_12_1/in3                 LogicCell40_SEQ_MODE_1010      0              5400   3408  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_3_LC_4_13_2/lcout
Path End         : rx_sampling_counter_3_LC_4_13_2/in1
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Setup Constraint : 4960p
Path slack       : 3431p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7787

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4356
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_3_LC_4_13_2/lcout  LogicCell40_SEQ_MODE_1010    540              3767   2519  RISE       3
I__846/I                               LocalMux                       0              3767   3431  RISE       1
I__846/O                               LocalMux                     330              4097   3431  RISE       1
I__849/I                               InMux                          0              4097   3431  RISE       1
I__849/O                               InMux                        259              4356   3431  RISE       1
rx_sampling_counter_3_LC_4_13_2/in1    LogicCell40_SEQ_MODE_1010      0              4356   3431  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_1_LC_4_13_1/lcout
Path End         : rx_sampling_counter_1_LC_4_13_1/in1
Capture Clock    : rx_sampling_counter_1_LC_4_13_1/clk
Setup Constraint : 4960p
Path slack       : 3431p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -400
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7787

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4356
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_1_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3767   3361  RISE       3
I__859/I                               LocalMux                       0              3767   3361  RISE       1
I__859/O                               LocalMux                     330              4097   3361  RISE       1
I__860/I                               InMux                          0              4097   3431  RISE       1
I__860/O                               InMux                        259              4356   3431  RISE       1
rx_sampling_counter_1_LC_4_13_1/in1    LogicCell40_SEQ_MODE_1010      0              4356   3431  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_1_LC_4_13_1/lcout
Path End         : rx_sampling_counter_2_LC_4_13_0/in2
Capture Clock    : rx_sampling_counter_2_LC_4_13_0/clk
Setup Constraint : 4960p
Path slack       : 3459p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -372
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7815

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4356
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_1_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3767   3361  RISE       3
I__859/I                               LocalMux                       0              3767   3361  RISE       1
I__859/O                               LocalMux                     330              4097   3361  RISE       1
I__861/I                               InMux                          0              4097   3459  RISE       1
I__861/O                               InMux                        259              4356   3459  RISE       1
I__863/I                               CascadeMux                     0              4356   3459  RISE       1
I__863/O                               CascadeMux                     0              4356   3459  RISE       1
rx_sampling_counter_2_LC_4_13_0/in2    LogicCell40_SEQ_MODE_1010      0              4356   3459  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_3_LC_1_11_1/in2
Capture Clock    : rx_data_3_LC_1_11_1/clk
Setup Constraint : 6620p
Path slack       : 3464p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2245
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1192/I                                            LocalMux                       0              4390   3464  RISE       1
I__1192/O                                            LocalMux                     330              4720   3464  RISE       1
I__1211/I                                            InMux                          0              4720   3464  RISE       1
I__1211/O                                            InMux                        259              4979   3464  RISE       1
rx_data_RNO_0_3_LC_1_11_0/in3                        LogicCell40_SEQ_MODE_0000      0              4979   3464  RISE       1
rx_data_RNO_0_3_LC_1_11_0/ltout                      LogicCell40_SEQ_MODE_0000    267              5246   3464  RISE       1
I__236/I                                             CascadeMux                     0              5246   3464  RISE       1
I__236/O                                             CascadeMux                     0              5246   3464  RISE       1
rx_data_3_LC_1_11_1/in2                              LogicCell40_SEQ_MODE_1010      0              5246   3464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : state_11_LC_2_11_2/in2
Capture Clock    : state_11_LC_2_11_2/clk
Setup Constraint : 6620p
Path slack       : 3464p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2245
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1187/I                                            LocalMux                       0              4390   2089  RISE       1
I__1187/O                                            LocalMux                     330              4720   2089  RISE       1
I__1202/I                                            InMux                          0              4720   3464  RISE       1
I__1202/O                                            InMux                        259              4979   3464  RISE       1
state_RNO_0_11_LC_2_11_1/in3                         LogicCell40_SEQ_MODE_0000      0              4979   3464  RISE       1
state_RNO_0_11_LC_2_11_1/ltout                       LogicCell40_SEQ_MODE_0000    267              5246   3464  RISE       1
I__351/I                                             CascadeMux                     0              5246   3464  RISE       1
I__351/O                                             CascadeMux                     0              5246   3464  RISE       1
state_11_LC_2_11_2/in2                               LogicCell40_SEQ_MODE_1010      0              5246   3464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_5_LC_1_11_3/in2
Capture Clock    : rx_data_5_LC_1_11_3/clk
Setup Constraint : 6620p
Path slack       : 3464p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2245
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5246
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1192/I                                            LocalMux                       0              4390   3464  RISE       1
I__1192/O                                            LocalMux                     330              4720   3464  RISE       1
I__1212/I                                            InMux                          0              4720   3464  RISE       1
I__1212/O                                            InMux                        259              4979   3464  RISE       1
rx_data_RNO_0_5_LC_1_11_2/in3                        LogicCell40_SEQ_MODE_0000      0              4979   3464  RISE       1
rx_data_RNO_0_5_LC_1_11_2/ltout                      LogicCell40_SEQ_MODE_0000    267              5246   3464  RISE       1
I__233/I                                             CascadeMux                     0              5246   3464  RISE       1
I__233/O                                             CascadeMux                     0              5246   3464  RISE       1
rx_data_5_LC_1_11_3/in2                              LogicCell40_SEQ_MODE_1010      0              5246   3464  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_6_LC_2_12_6/in2
Capture Clock    : rx_data_6_LC_2_12_6/clk
Setup Constraint : 6620p
Path slack       : 3471p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2238
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5239
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__501/I                               LocalMux                       0              4341   2363  RISE       1
I__501/O                               LocalMux                     330              4671   2363  RISE       1
I__506/I                               InMux                          0              4671   2363  RISE       1
I__506/O                               InMux                        259              4930   2363  RISE       1
I__510/I                               CascadeMux                     0              4930   2363  RISE       1
I__510/O                               CascadeMux                     0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/in2        LogicCell40_SEQ_MODE_0000      0              4930   2363  RISE       1
state_RNIM5373_10_LC_2_12_5/ltout      LogicCell40_SEQ_MODE_0000    309              5239   3471  RISE       1
I__363/I                               CascadeMux                     0              5239   3471  RISE       1
I__363/O                               CascadeMux                     0              5239   3471  RISE       1
rx_data_6_LC_2_12_6/in2                LogicCell40_SEQ_MODE_1010      0              5239   3471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : state_9_LC_1_9_3/in3
Capture Clock    : state_9_LC_1_9_3/clk
Setup Constraint : 6620p
Path slack       : 3478p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2329
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5330
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1195/I                                            Odrv4                          0              4390   3478  RISE       1
I__1195/O                                            Odrv4                        351              4741   3478  RISE       1
I__1215/I                                            LocalMux                       0              4741   3478  RISE       1
I__1215/O                                            LocalMux                     330              5070   3478  RISE       1
I__1224/I                                            InMux                          0              5070   3478  RISE       1
I__1224/O                                            InMux                        259              5330   3478  RISE       1
state_9_LC_1_9_3/in3                                 LogicCell40_SEQ_MODE_1010      0              5330   3478  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : parity_error_LC_5_13_2/in1
Capture Clock    : parity_error_LC_5_13_2/clk
Setup Constraint : 6620p
Path slack       : 3535p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2146
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5147
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout            LogicCell40_SEQ_MODE_1010    540              3001   2573  RISE      13
I__1141/I                           Odrv4                          0              3001   3534  RISE       1
I__1141/O                           Odrv4                        351              3352   3534  RISE       1
I__1151/I                           Span4Mux_h                     0              3352   3534  RISE       1
I__1151/O                           Span4Mux_h                   302              3654   3534  RISE       1
I__1158/I                           LocalMux                       0              3654   3534  RISE       1
I__1158/O                           LocalMux                     330              3983   3534  RISE       1
I__1163/I                           InMux                          0              3983   3534  RISE       1
I__1163/O                           InMux                        259              4243   3534  RISE       1
parity_error_RNO_1_LC_5_12_2/in3    LogicCell40_SEQ_MODE_0000      0              4243   3534  RISE       1
parity_error_RNO_1_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    316              4558   3534  RISE       1
I__1241/I                           LocalMux                       0              4558   3534  RISE       1
I__1241/O                           LocalMux                     330              4888   3534  RISE       1
I__1242/I                           InMux                          0              4888   3534  RISE       1
I__1242/O                           InMux                        259              5147   3534  RISE       1
parity_error_LC_5_13_2/in1          LogicCell40_SEQ_MODE_1010      0              5147   3534  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_fast_LC_1_9_1/lcout
Path End         : rx_data_1_LC_2_13_3/in2
Capture Clock    : rx_data_1_LC_2_13_3/clk
Setup Constraint : 6620p
Path slack       : 3556p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2153
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5154
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_fast_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2202  RISE       6
I__617/I                               Odrv4                          0              3001   2202  RISE       1
I__617/O                               Odrv4                        351              3352   2202  RISE       1
I__621/I                               Span4Mux_s1_h                  0              3352   3555  RISE       1
I__621/O                               Span4Mux_s1_h                175              3527   3555  RISE       1
I__625/I                               Span4Mux_v                     0              3527   3555  RISE       1
I__625/O                               Span4Mux_v                   351              3878   3555  RISE       1
I__629/I                               LocalMux                       0              3878   3555  RISE       1
I__629/O                               LocalMux                     330              4208   3555  RISE       1
I__631/I                               InMux                          0              4208   3555  RISE       1
I__631/O                               InMux                        259              4467   3555  RISE       1
rx_data_RNO_2_1_LC_2_13_1/in1          LogicCell40_SEQ_MODE_0000      0              4467   3555  RISE       1
rx_data_RNO_2_1_LC_2_13_1/ltout        LogicCell40_SEQ_MODE_0000    379              4846   3555  FALL       1
I__360/I                               CascadeMux                     0              4846   3555  FALL       1
I__360/O                               CascadeMux                     0              4846   3555  FALL       1
rx_data_RNO_1_1_LC_2_13_2/in2          LogicCell40_SEQ_MODE_0000      0              4846   3555  FALL       1
rx_data_RNO_1_1_LC_2_13_2/ltout        LogicCell40_SEQ_MODE_0000    309              5154   3555  RISE       1
I__359/I                               CascadeMux                     0              5154   3555  RISE       1
I__359/O                               CascadeMux                     0              5154   3555  RISE       1
rx_data_1_LC_2_13_3/in2                LogicCell40_SEQ_MODE_1010      0              5154   3555  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_2_LC_4_13_0/lcout
Path End         : rx_sampling_counter_2_LC_4_13_0/in3
Capture Clock    : rx_sampling_counter_2_LC_4_13_0/clk
Setup Constraint : 4960p
Path slack       : 3558p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7914

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4356
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_2_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              3767   2568  RISE       2
I__865/I                               LocalMux                       0              3767   3557  RISE       1
I__865/O                               LocalMux                     330              4097   3557  RISE       1
I__867/I                               InMux                          0              4097   3557  RISE       1
I__867/O                               InMux                        259              4356   3557  RISE       1
rx_sampling_counter_2_LC_4_13_0/in3    LogicCell40_SEQ_MODE_1010      0              4356   3557  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_3_LC_4_13_2/lcout
Path End         : rx_sampling_clock_er_LC_4_14_1/in3
Capture Clock    : rx_sampling_clock_er_LC_4_14_1/clk
Setup Constraint : 4960p
Path slack       : 3558p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7914

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4356
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_3_LC_4_13_2/lcout  LogicCell40_SEQ_MODE_1010    540              3767   2519  RISE       3
I__847/I                               LocalMux                       0              3767   3557  RISE       1
I__847/O                               LocalMux                     330              4097   3557  RISE       1
I__850/I                               InMux                          0              4097   3557  RISE       1
I__850/O                               InMux                        259              4356   3557  RISE       1
rx_sampling_clock_er_LC_4_14_1/in3     LogicCell40_SEQ_MODE_1010      0              4356   3557  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__844/I                                        ClkMux                         0              2918  RISE       1
I__844/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_clock_er_LC_4_14_1/clk              LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_0_LC_4_13_3/lcout
Path End         : rx_sampling_counter_0_LC_4_13_3/in3
Capture Clock    : rx_sampling_counter_0_LC_4_13_3/clk
Setup Constraint : 4960p
Path slack       : 3558p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7914

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4356
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_0_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1010    540              3767   2653  RISE       4
I__852/I                               LocalMux                       0              3767   3361  RISE       1
I__852/O                               LocalMux                     330              4097   3361  RISE       1
I__854/I                               InMux                          0              4097   3557  RISE       1
I__854/O                               InMux                        259              4356   3557  RISE       1
rx_sampling_counter_0_LC_4_13_3/in3    LogicCell40_SEQ_MODE_1010      0              4356   3557  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_0_LC_4_13_3/lcout
Path End         : rx_sampling_counter_1_LC_4_13_1/in3
Capture Clock    : rx_sampling_counter_1_LC_4_13_1/clk
Setup Constraint : 4960p
Path slack       : 3558p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#2)   4960
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                            -274
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          7914

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       589
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4356
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_0_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1010    540              3767   2653  RISE       4
I__852/I                               LocalMux                       0              3767   3361  RISE       1
I__852/O                               LocalMux                     330              4097   3361  RISE       1
I__855/I                               InMux                          0              4097   3557  RISE       1
I__855/O                               InMux                        259              4356   3557  RISE       1
rx_sampling_counter_1_LC_4_13_1/in3    LogicCell40_SEQ_MODE_1010      0              4356   3557  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg2_LC_5_11_7/lcout
Path End         : timeout_counter_5_LC_4_11_1/ce
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Setup Constraint : 6620p
Path slack       : 3618p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2462
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5463
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg2_LC_5_11_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   3190  RISE       2
I__968/I                             LocalMux                       0              3001   3190  RISE       1
I__968/O                             LocalMux                     330              3331   3190  RISE       1
I__970/I                             InMux                          0              3331   3190  RISE       1
I__970/O                             InMux                        259              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              4039   3190  RISE       6
I__519/I                             Odrv12                         0              4039   3190  RISE       1
I__519/O                             Odrv12                       491              4530   3190  RISE       1
I__520/I                             LocalMux                       0              4530   3618  RISE       1
I__520/O                             LocalMux                     330              4860   3618  RISE       1
I__522/I                             CEMux                          0              4860   3618  RISE       1
I__522/O                             CEMux                        603              5463   3618  RISE       1
timeout_counter_5_LC_4_11_1/ce       LogicCell40_SEQ_MODE_1010      0              5463   3618  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg2_LC_5_11_7/lcout
Path End         : timeout_counter_4_LC_4_11_0/ce
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Setup Constraint : 6620p
Path slack       : 3618p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       9081

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2462
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5463
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg2_LC_5_11_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   3190  RISE       2
I__968/I                             LocalMux                       0              3001   3190  RISE       1
I__968/O                             LocalMux                     330              3331   3190  RISE       1
I__970/I                             InMux                          0              3331   3190  RISE       1
I__970/O                             InMux                        259              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3590   3190  RISE       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              4039   3190  RISE       6
I__519/I                             Odrv12                         0              4039   3190  RISE       1
I__519/O                             Odrv12                       491              4530   3190  RISE       1
I__520/I                             LocalMux                       0              4530   3618  RISE       1
I__520/O                             LocalMux                     330              4860   3618  RISE       1
I__522/I                             CEMux                          0              4860   3618  RISE       1
I__522/O                             CEMux                        603              5463   3618  RISE       1
timeout_counter_4_LC_4_11_0/ce       LogicCell40_SEQ_MODE_1010      0              5463   3618  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg1_LC_5_11_3/lcout
Path End         : timeout_counter_4_LC_4_11_0/in0
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Setup Constraint : 6620p
Path slack       : 3632p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4979
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg1_LC_5_11_3/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg1_LC_5_11_3/lcout          LogicCell40_SEQ_MODE_1010    540              3001   3240  RISE       3
I__972/I                             Odrv4                          0              3001   3632  RISE       1
I__972/O                             Odrv4                        351              3352   3632  RISE       1
I__975/I                             LocalMux                       0              3352   3632  RISE       1
I__975/O                             LocalMux                     330              3682   3632  RISE       1
I__978/I                             InMux                          0              3682   3632  RISE       1
I__978/O                             InMux                        259              3941   3632  RISE       1
rx_clk_reg2_RNID25G_LC_4_12_7/in0    LogicCell40_SEQ_MODE_0000      0              3941   3632  RISE       1
rx_clk_reg2_RNID25G_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3632  RISE       2
I__868/I                             LocalMux                       0              4390   3632  RISE       1
I__868/O                             LocalMux                     330              4720   3632  RISE       1
I__869/I                             InMux                          0              4720   3632  RISE       1
I__869/O                             InMux                        259              4979   3632  RISE       1
timeout_counter_4_LC_4_11_0/in0      LogicCell40_SEQ_MODE_1010      0              4979   3632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : state_10_LC_2_11_6/in0
Capture Clock    : state_10_LC_2_11_6/clk
Setup Constraint : 6620p
Path slack       : 3632p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4979
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1187/I                                            LocalMux                       0              4390   2089  RISE       1
I__1187/O                                            LocalMux                     330              4720   2089  RISE       1
I__1203/I                                            InMux                          0              4720   3632  RISE       1
I__1203/O                                            InMux                        259              4979   3632  RISE       1
state_10_LC_2_11_6/in0                               LogicCell40_SEQ_MODE_1010      0              4979   3632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_6_LC_2_12_6/lcout
Path End         : break_interrupt_LC_2_9_4/in3
Capture Clock    : break_interrupt_LC_2_9_4/clk
Setup Constraint : 6620p
Path slack       : 3696p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2111
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_6_LC_2_12_6/lcout             LogicCell40_SEQ_MODE_1010    540              3001   3695  RISE       4
I__1168/I                             Odrv4                          0              3001   3695  RISE       1
I__1168/O                             Odrv4                        351              3352   3695  RISE       1
I__1171/I                             Span4Mux_s2_h                  0              3352   3695  RISE       1
I__1171/O                             Span4Mux_s2_h                203              3555   3695  RISE       1
I__1174/I                             LocalMux                       0              3555   3695  RISE       1
I__1174/O                             LocalMux                     330              3885   3695  RISE       1
I__1177/I                             InMux                          0              3885   3695  RISE       1
I__1177/O                             InMux                        259              4145   3695  RISE       1
I__1180/I                             CascadeMux                     0              4145   3695  RISE       1
I__1180/O                             CascadeMux                     0              4145   3695  RISE       1
break_interrupt_RNO_1_LC_2_9_0/in2    LogicCell40_SEQ_MODE_0000      0              4145   3695  RISE       1
break_interrupt_RNO_1_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    379              4523   3695  RISE       1
I__329/I                              LocalMux                       0              4523   3695  RISE       1
I__329/O                              LocalMux                     330              4853   3695  RISE       1
I__330/I                              InMux                          0              4853   3695  RISE       1
I__330/O                              InMux                        259              5112   3695  RISE       1
break_interrupt_LC_2_9_4/in3          LogicCell40_SEQ_MODE_1010      0              5112   3695  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_8_LC_1_13_1/lcout
Path End         : state_11_LC_2_11_2/in0
Capture Clock    : state_11_LC_2_11_2/clk
Setup Constraint : 6620p
Path slack       : 3702p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1908
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4909
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_8_LC_1_13_1/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2384  RISE       8
I__288/I                               LocalMux                       0              3001   3534  RISE       1
I__288/O                               LocalMux                     330              3331   3534  RISE       1
I__292/I                               InMux                          0              3331   3534  RISE       1
I__292/O                               InMux                        259              3590   3534  RISE       1
I__300/I                               CascadeMux                     0              3590   3534  RISE       1
I__300/O                               CascadeMux                     0              3590   3534  RISE       1
state_fast_RNIE4LE1_6_LC_1_13_6/in2    LogicCell40_SEQ_MODE_0000      0              3590   3534  RISE       1
state_fast_RNIE4LE1_6_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_0000    379              3969   3534  RISE       2
I__339/I                               Odrv4                          0              3969   3534  RISE       1
I__339/O                               Odrv4                        351              4320   3534  RISE       1
I__340/I                               LocalMux                       0              4320   3534  RISE       1
I__340/O                               LocalMux                     330              4650   3534  RISE       1
I__342/I                               InMux                          0              4650   3702  RISE       1
I__342/O                               InMux                        259              4909   3702  RISE       1
state_11_LC_2_11_2/in0                 LogicCell40_SEQ_MODE_1010      0              4909   3702  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg1_LC_5_11_3/lcout
Path End         : timeout_counter_5_LC_4_11_1/in1
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Setup Constraint : 6620p
Path slack       : 3703p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4979
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg1_LC_5_11_3/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg1_LC_5_11_3/lcout          LogicCell40_SEQ_MODE_1010    540              3001   3240  RISE       3
I__972/I                             Odrv4                          0              3001   3632  RISE       1
I__972/O                             Odrv4                        351              3352   3632  RISE       1
I__975/I                             LocalMux                       0              3352   3632  RISE       1
I__975/O                             LocalMux                     330              3682   3632  RISE       1
I__978/I                             InMux                          0              3682   3632  RISE       1
I__978/O                             InMux                        259              3941   3632  RISE       1
rx_clk_reg2_RNID25G_LC_4_12_7/in0    LogicCell40_SEQ_MODE_0000      0              3941   3632  RISE       1
rx_clk_reg2_RNID25G_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_0000    449              4390   3632  RISE       2
I__868/I                             LocalMux                       0              4390   3632  RISE       1
I__868/O                             LocalMux                     330              4720   3632  RISE       1
I__870/I                             InMux                          0              4720   3702  RISE       1
I__870/O                             InMux                        259              4979   3702  RISE       1
timeout_counter_5_LC_4_11_1/in1      LogicCell40_SEQ_MODE_1010      0              4979   3702  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : rx_data_1_LC_2_13_3/in1
Capture Clock    : rx_data_1_LC_2_13_3/clk
Setup Constraint : 6620p
Path slack       : 3752p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1929
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4930
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout                LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                               Odrv4                          0              3001   2363  RISE       1
I__741/O                               Odrv4                        351              3352   2363  RISE       1
I__745/I                               LocalMux                       0              3352   2363  RISE       1
I__745/O                               LocalMux                     330              3682   2363  RISE       1
I__752/I                               InMux                          0              3682   2363  RISE       1
I__752/O                               InMux                        259              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3941   2363  RISE       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              4341   2363  RISE       6
I__503/I                               LocalMux                       0              4341   3513  RISE       1
I__503/O                               LocalMux                     330              4671   3513  RISE       1
I__509/I                               InMux                          0              4671   3751  RISE       1
I__509/O                               InMux                        259              4930   3751  RISE       1
rx_data_1_LC_2_13_3/in1                LogicCell40_SEQ_MODE_1010      0              4930   3751  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : stick_parity_bit_LC_5_11_5/in2
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Setup Constraint : 6620p
Path slack       : 3766p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1943
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4944
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2124  RISE      10
I__1104/I                         Odrv4                          0              3001   2124  RISE       1
I__1104/O                         Odrv4                        351              3352   2124  RISE       1
I__1108/I                         Span4Mux_v                     0              3352   2124  RISE       1
I__1108/O                         Span4Mux_v                   351              3703   2124  RISE       1
I__1116/I                         Span4Mux_h                     0              3703   2124  RISE       1
I__1116/O                         Span4Mux_h                   302              4004   2124  RISE       1
I__1120/I                         Span4Mux_v                     0              4004   2124  RISE       1
I__1120/O                         Span4Mux_v                   351              4355   2124  RISE       1
I__1126/I                         LocalMux                       0              4355   3766  RISE       1
I__1126/O                         LocalMux                     330              4685   3766  RISE       1
I__1130/I                         InMux                          0              4685   3766  RISE       1
I__1130/O                         InMux                        259              4944   3766  RISE       1
I__1133/I                         CascadeMux                     0              4944   3766  RISE       1
I__1133/O                         CascadeMux                     0              4944   3766  RISE       1
stick_parity_bit_LC_5_11_5/in2    LogicCell40_SEQ_MODE_1010      0              4944   3766  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : framing_error_LC_7_10_0/in1
Capture Clock    : framing_error_LC_7_10_0/clk
Setup Constraint : 6620p
Path slack       : 3787p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1894
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2124  RISE      10
I__1104/I                         Odrv4                          0              3001   2124  RISE       1
I__1104/O                         Odrv4                        351              3352   2124  RISE       1
I__1108/I                         Span4Mux_v                     0              3352   2124  RISE       1
I__1108/O                         Span4Mux_v                   351              3703   2124  RISE       1
I__1116/I                         Span4Mux_h                     0              3703   2124  RISE       1
I__1116/O                         Span4Mux_h                   302              4004   2124  RISE       1
I__1121/I                         Span4Mux_h                     0              4004   3787  RISE       1
I__1121/O                         Span4Mux_h                   302              4306   3787  RISE       1
I__1127/I                         LocalMux                       0              4306   3787  RISE       1
I__1127/O                         LocalMux                     330              4636   3787  RISE       1
I__1131/I                         InMux                          0              4636   3787  RISE       1
I__1131/O                         InMux                        259              4895   3787  RISE       1
framing_error_LC_7_10_0/in1       LogicCell40_SEQ_MODE_1010      0              4895   3787  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : state_11_LC_2_11_2/in3
Capture Clock    : state_11_LC_2_11_2/clk
Setup Constraint : 6620p
Path slack       : 3829p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4979
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1767  RISE       5
I__996/I                                             Odrv4                          0              3001   1767  RISE       1
I__996/O                                             Odrv4                        351              3352   1767  RISE       1
I__998/I                                             LocalMux                       0              3352   1767  RISE       1
I__998/O                                             LocalMux                     330              3682   1767  RISE       1
I__1002/I                                            InMux                          0              3682   2433  RISE       1
I__1002/O                                            InMux                        259              3941   2433  RISE       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/in0    LogicCell40_SEQ_MODE_0000      0              3941   2433  RISE       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_0000    449              4390   2433  RISE       7
I__370/I                                             LocalMux                       0              4390   3829  RISE       1
I__370/O                                             LocalMux                     330              4720   3829  RISE       1
I__376/I                                             InMux                          0              4720   3829  RISE       1
I__376/O                                             InMux                        259              4979   3829  RISE       1
state_11_LC_2_11_2/in3                               LogicCell40_SEQ_MODE_1010      0              4979   3829  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : state_1_LC_2_10_1/in3
Capture Clock    : state_1_LC_2_10_1/clk
Setup Constraint : 6620p
Path slack       : 3829p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4979
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1185/I                                            LocalMux                       0              4390   1633  RISE       1
I__1185/O                                            LocalMux                     330              4720   1633  RISE       1
I__1198/I                                            InMux                          0              4720   3829  RISE       1
I__1198/O                                            InMux                        259              4979   3829  RISE       1
state_1_LC_2_10_1/in3                                LogicCell40_SEQ_MODE_1010      0              4979   3829  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : state_7_LC_1_10_4/in3
Capture Clock    : state_7_LC_1_10_4/clk
Setup Constraint : 6620p
Path slack       : 3829p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4979
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1633  RISE       5
I__435/I                                             Odrv4                          0              3001   1633  RISE       1
I__435/O                                             Odrv4                        351              3352   1633  RISE       1
I__438/I                                             LocalMux                       0              3352   1633  RISE       1
I__438/O                                             LocalMux                     330              3682   1633  RISE       1
I__442/I                                             InMux                          0              3682   1633  RISE       1
I__442/O                                             InMux                        259              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3941   1633  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    449              4390   1633  RISE      20
I__1190/I                                            LocalMux                       0              4390   2728  RISE       1
I__1190/O                                            LocalMux                     330              4720   2728  RISE       1
I__1209/I                                            InMux                          0              4720   3829  RISE       1
I__1209/O                                            InMux                        259              4979   3829  RISE       1
state_7_LC_1_10_4/in3                                LogicCell40_SEQ_MODE_1010      0              4979   3829  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : parity_error_LC_5_13_2/in0
Capture Clock    : parity_error_LC_5_13_2/clk
Setup Constraint : 6620p
Path slack       : 4018p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1592
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4593
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout    LogicCell40_SEQ_MODE_1010    540              3001   2573  RISE      13
I__1141/I                   Odrv4                          0              3001   3534  RISE       1
I__1141/O                   Odrv4                        351              3352   3534  RISE       1
I__1151/I                   Span4Mux_h                     0              3352   3534  RISE       1
I__1151/O                   Span4Mux_h                   302              3654   3534  RISE       1
I__1159/I                   Span4Mux_v                     0              3654   4018  RISE       1
I__1159/O                   Span4Mux_v                   351              4004   4018  RISE       1
I__1164/I                   LocalMux                       0              4004   4018  RISE       1
I__1164/O                   LocalMux                     330              4334   4018  RISE       1
I__1166/I                   InMux                          0              4334   4018  RISE       1
I__1166/O                   InMux                        259              4593   4018  RISE       1
parity_error_LC_5_13_2/in0  LogicCell40_SEQ_MODE_1010      0              4593   4018  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : rx_data_9_LC_4_12_1/in2
Capture Clock    : rx_data_9_LC_4_12_1/clk
Setup Constraint : 6620p
Path slack       : 4053p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1656
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4657
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2770  RISE      11
I__634/I                                Odrv4                          0              3001   2770  RISE       1
I__634/O                                Odrv4                        351              3352   2770  RISE       1
I__640/I                                Span4Mux_v                     0              3352   4053  RISE       1
I__640/O                                Span4Mux_v                   351              3703   4053  RISE       1
I__650/I                                LocalMux                       0              3703   4053  RISE       1
I__650/O                                LocalMux                     330              4032   4053  RISE       1
I__658/I                                InMux                          0              4032   4053  RISE       1
I__658/O                                InMux                        259              4292   4053  RISE       1
rx_data_RNO_1_9_LC_4_12_0/in0           LogicCell40_SEQ_MODE_0000      0              4292   4053  RISE       1
rx_data_RNO_1_9_LC_4_12_0/ltout         LogicCell40_SEQ_MODE_0000    365              4657   4053  RISE       1
I__696/I                                CascadeMux                     0              4657   4053  RISE       1
I__696/O                                CascadeMux                     0              4657   4053  RISE       1
rx_data_9_LC_4_12_1/in2                 LogicCell40_SEQ_MODE_1010      0              4657   4053  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_7_LC_1_11_5/lcout
Path End         : break_interrupt_LC_2_9_4/in2
Capture Clock    : break_interrupt_LC_2_9_4/clk
Setup Constraint : 6620p
Path slack       : 4152p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1557
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4558
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_7_LC_1_11_5/lcout             LogicCell40_SEQ_MODE_1010    540              3001   3401  RISE       4
I__1268/I                             Odrv4                          0              3001   4151  RISE       1
I__1268/O                             Odrv4                        351              3352   4151  RISE       1
I__1271/I                             Span4Mux_v                     0              3352   4151  RISE       1
I__1271/O                             Span4Mux_v                   351              3703   4151  RISE       1
I__1274/I                             LocalMux                       0              3703   4151  RISE       1
I__1274/O                             LocalMux                     330              4032   4151  RISE       1
I__1277/I                             InMux                          0              4032   4151  RISE       1
I__1277/O                             InMux                        259              4292   4151  RISE       1
break_interrupt_RNO_0_LC_2_9_3/in3    LogicCell40_SEQ_MODE_0000      0              4292   4151  RISE       1
break_interrupt_RNO_0_LC_2_9_3/ltout  LogicCell40_SEQ_MODE_0000    267              4558   4151  RISE       1
I__331/I                              CascadeMux                     0              4558   4151  RISE       1
I__331/O                              CascadeMux                     0              4558   4151  RISE       1
break_interrupt_LC_2_9_4/in2          LogicCell40_SEQ_MODE_1010      0              4558   4151  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_9_LC_4_12_1/lcout
Path End         : o_rx_dataZ0Z_0_LC_1_8_6/in3
Capture Clock    : o_rx_dataZ0Z_0_LC_1_8_6/clk
Setup Constraint : 6620p
Path slack       : 4215p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1592
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4593
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_9_LC_4_12_1/lcout    LogicCell40_SEQ_MODE_1010    540              3001   4123  RISE       4
I__1255/I                    Odrv4                          0              3001   4158  RISE       1
I__1255/O                    Odrv4                        351              3352   4158  RISE       1
I__1258/I                    Span4Mux_h                     0              3352   4158  RISE       1
I__1258/O                    Span4Mux_h                   302              3654   4158  RISE       1
I__1262/I                    Span4Mux_v                     0              3654   4214  RISE       1
I__1262/O                    Span4Mux_v                   351              4004   4214  RISE       1
I__1264/I                    LocalMux                       0              4004   4214  RISE       1
I__1264/O                    LocalMux                     330              4334   4214  RISE       1
I__1266/I                    InMux                          0              4334   4214  RISE       1
I__1266/O                    InMux                        259              4593   4214  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/in3  LogicCell40_SEQ_MODE_1010      0              4593   4214  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stick_parity_bit_LC_5_11_5/lcout
Path End         : parity_error_LC_5_13_2/in3
Capture Clock    : parity_error_LC_5_13_2/clk
Setup Constraint : 6620p
Path slack       : 4229p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4579
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stick_parity_bit_LC_5_11_5/lcout    LogicCell40_SEQ_MODE_1010    540              3001   4228  RISE       2
I__932/I                            LocalMux                       0              3001   4228  RISE       1
I__932/O                            LocalMux                     330              3331   4228  RISE       1
I__934/I                            InMux                          0              3331   4228  RISE       1
I__934/O                            InMux                        259              3590   4228  RISE       1
parity_error_RNO_0_LC_5_12_3/in1    LogicCell40_SEQ_MODE_0000      0              3590   4228  RISE       1
parity_error_RNO_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    400              3990   4228  RISE       1
I__1235/I                           LocalMux                       0              3990   4228  RISE       1
I__1235/O                           LocalMux                     330              4320   4228  RISE       1
I__1236/I                           InMux                          0              4320   4228  RISE       1
I__1236/O                           InMux                        259              4579   4228  RISE       1
parity_error_LC_5_13_2/in3          LogicCell40_SEQ_MODE_1010      0              4579   4228  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : check_bit_LC_6_12_3/in3
Capture Clock    : check_bit_LC_6_12_3/clk
Setup Constraint : 6620p
Path slack       : 4264p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1543
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4544
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2573  RISE      13
I__1141/I                 Odrv4                          0              3001   3534  RISE       1
I__1141/O                 Odrv4                        351              3352   3534  RISE       1
I__1151/I                 Span4Mux_h                     0              3352   3534  RISE       1
I__1151/O                 Span4Mux_h                   302              3654   3534  RISE       1
I__1160/I                 Span4Mux_h                     0              3654   4263  RISE       1
I__1160/O                 Span4Mux_h                   302              3955   4263  RISE       1
I__1165/I                 LocalMux                       0              3955   4263  RISE       1
I__1165/O                 LocalMux                     330              4285   4263  RISE       1
I__1167/I                 InMux                          0              4285   4263  RISE       1
I__1167/O                 InMux                        259              4544   4263  RISE       1
check_bit_LC_6_12_3/in3   LogicCell40_SEQ_MODE_1010      0              4544   4263  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_2_LC_2_13_6/lcout
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/in3
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Setup Constraint : 6620p
Path slack       : 4299p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1508
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4509
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_2_LC_2_13_6/lcout    LogicCell40_SEQ_MODE_1010    540              3001   3464  RISE       4
I__885/I                     Odrv12                         0              3001   3822  RISE       1
I__885/O                     Odrv12                       491              3492   3822  RISE       1
I__889/I                     Sp12to4                        0              3492   4299  RISE       1
I__889/O                     Sp12to4                      428              3920   4299  RISE       1
I__893/I                     LocalMux                       0              3920   4299  RISE       1
I__893/O                     LocalMux                     330              4250   4299  RISE       1
I__895/I                     InMux                          0              4250   4299  RISE       1
I__895/O                     InMux                        259              4509   4299  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/in3  LogicCell40_SEQ_MODE_1010      0              4509   4299  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_9_LC_1_9_3/lcout
Path End         : rx_data_1_LC_2_13_3/in0
Capture Clock    : rx_data_1_LC_2_13_3/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_9_LC_1_9_3/lcout   LogicCell40_SEQ_MODE_1010    540              3001   2503  RISE       9
I__480/I                 Odrv4                          0              3001   2503  RISE       1
I__480/O                 Odrv4                        351              3352   2503  RISE       1
I__485/I                 Span4Mux_v                     0              3352   3836  RISE       1
I__485/O                 Span4Mux_v                   351              3703   3836  RISE       1
I__492/I                 LocalMux                       0              3703   3836  RISE       1
I__492/O                 LocalMux                     330              4032   3836  RISE       1
I__497/I                 InMux                          0              4032   4320  RISE       1
I__497/O                 InMux                        259              4292   4320  RISE       1
rx_data_1_LC_2_13_3/in0  LogicCell40_SEQ_MODE_1010      0              4292   4320  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/in0
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                         Odrv4                          0              3001   3352  RISE       1
I__247/O                         Odrv4                        351              3352   3352  RISE       1
I__248/I                         Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                         Span4Mux_v                   351              3703   3352  RISE       1
I__250/I                         LocalMux                       0              3703   4320  RISE       1
I__250/O                         LocalMux                     330              4032   4320  RISE       1
I__255/I                         InMux                          0              4032   4320  RISE       1
I__255/O                         InMux                        259              4292   4320  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/in0      LogicCell40_SEQ_MODE_1010      0              4292   4320  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/in0
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                         Odrv4                          0              3001   3352  RISE       1
I__247/O                         Odrv4                        351              3352   3352  RISE       1
I__248/I                         Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                         Span4Mux_v                   351              3703   3352  RISE       1
I__251/I                         LocalMux                       0              3703   4320  RISE       1
I__251/O                         LocalMux                     330              4032   4320  RISE       1
I__262/I                         InMux                          0              4032   4320  RISE       1
I__262/O                         InMux                        259              4292   4320  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/in0      LogicCell40_SEQ_MODE_1010      0              4292   4320  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_0_LC_2_10_5/in0
Capture Clock    : state_0_LC_2_10_5/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2770  RISE      11
I__637/I                                Odrv4                          0              3001   4320  RISE       1
I__637/O                                Odrv4                        351              3352   4320  RISE       1
I__647/I                                Span4Mux_v                     0              3352   4320  RISE       1
I__647/O                                Span4Mux_v                   351              3703   4320  RISE       1
I__655/I                                LocalMux                       0              3703   4320  RISE       1
I__655/O                                LocalMux                     330              4032   4320  RISE       1
I__659/I                                InMux                          0              4032   4320  RISE       1
I__659/O                                InMux                        259              4292   4320  RISE       1
state_0_LC_2_10_5/in0                   LogicCell40_SEQ_MODE_1011      0              4292   4320  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_7_LC_1_11_5/lcout
Path End         : o_rx_dataZ0Z_2_LC_1_8_4/in0
Capture Clock    : o_rx_dataZ0Z_2_LC_1_8_4/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_7_LC_1_11_5/lcout    LogicCell40_SEQ_MODE_1010    540              3001   3401  RISE       4
I__1268/I                    Odrv4                          0              3001   4151  RISE       1
I__1268/O                    Odrv4                        351              3352   4151  RISE       1
I__1271/I                    Span4Mux_v                     0              3352   4151  RISE       1
I__1271/O                    Span4Mux_v                   351              3703   4151  RISE       1
I__1275/I                    LocalMux                       0              3703   4320  RISE       1
I__1275/O                    LocalMux                     330              4032   4320  RISE       1
I__1278/I                    InMux                          0              4032   4320  RISE       1
I__1278/O                    InMux                        259              4292   4320  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/in0  LogicCell40_SEQ_MODE_1010      0              4292   4320  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : rx_data_ready_reg1_LC_1_9_5/in0
Capture Clock    : rx_data_ready_reg1_LC_1_9_5/clk
Setup Constraint : 6620p
Path slack       : 4319p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                         Odrv4                          0              3001   3352  RISE       1
I__247/O                         Odrv4                        351              3352   3352  RISE       1
I__248/I                         Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                         Span4Mux_v                   351              3703   3352  RISE       1
I__250/I                         LocalMux                       0              3703   4320  RISE       1
I__250/O                         LocalMux                     330              4032   4320  RISE       1
I__256/I                         InMux                          0              4032   4320  RISE       1
I__256/O                         InMux                        259              4292   4320  RISE       1
rx_data_ready_reg1_LC_1_9_5/in0  LogicCell40_SEQ_MODE_1010      0              4292   4320  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg1_LC_1_9_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_3_LC_1_12_0/in1
Capture Clock    : state_3_LC_1_12_0/clk
Setup Constraint : 6620p
Path slack       : 4390p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2770  RISE      11
I__638/I                                Odrv4                          0              3001   4390  RISE       1
I__638/O                                Odrv4                        351              3352   4390  RISE       1
I__648/I                                Span4Mux_v                     0              3352   4390  RISE       1
I__648/O                                Span4Mux_v                   351              3703   4390  RISE       1
I__656/I                                LocalMux                       0              3703   4390  RISE       1
I__656/O                                LocalMux                     330              4032   4390  RISE       1
I__660/I                                InMux                          0              4032   4390  RISE       1
I__660/O                                InMux                        259              4292   4390  RISE       1
state_3_LC_1_12_0/in1                   LogicCell40_SEQ_MODE_1010      0              4292   4390  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_0_LC_1_8_6/in1
Capture Clock    : o_rx_dataZ0Z_0_LC_1_8_6/clk
Setup Constraint : 6620p
Path slack       : 4390p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                         Odrv4                          0              3001   3352  RISE       1
I__247/O                         Odrv4                        351              3352   3352  RISE       1
I__248/I                         Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                         Span4Mux_v                   351              3703   3352  RISE       1
I__251/I                         LocalMux                       0              3703   4320  RISE       1
I__251/O                         LocalMux                     330              4032   4320  RISE       1
I__257/I                         InMux                          0              4032   4390  RISE       1
I__257/O                         InMux                        259              4292   4390  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/in1      LogicCell40_SEQ_MODE_1010      0              4292   4390  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_1_LC_1_8_2/in1
Capture Clock    : o_rx_dataZ0Z_1_LC_1_8_2/clk
Setup Constraint : 6620p
Path slack       : 4390p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                         Odrv4                          0              3001   3352  RISE       1
I__247/O                         Odrv4                        351              3352   3352  RISE       1
I__248/I                         Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                         Span4Mux_v                   351              3703   3352  RISE       1
I__251/I                         LocalMux                       0              3703   4320  RISE       1
I__251/O                         LocalMux                     330              4032   4320  RISE       1
I__258/I                         InMux                          0              4032   4390  RISE       1
I__258/O                         InMux                        259              4292   4390  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/in1      LogicCell40_SEQ_MODE_1010      0              4292   4390  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_6_LC_1_8_0/in1
Capture Clock    : o_rx_dataZ0Z_6_LC_1_8_0/clk
Setup Constraint : 6620p
Path slack       : 4390p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                         Odrv4                          0              3001   3352  RISE       1
I__247/O                         Odrv4                        351              3352   3352  RISE       1
I__248/I                         Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                         Span4Mux_v                   351              3703   3352  RISE       1
I__251/I                         LocalMux                       0              3703   4320  RISE       1
I__251/O                         LocalMux                     330              4032   4320  RISE       1
I__261/I                         InMux                          0              4032   4390  RISE       1
I__261/O                         InMux                        259              4292   4390  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/in1      LogicCell40_SEQ_MODE_1010      0              4292   4390  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_4_LC_1_8_7/in2
Capture Clock    : o_rx_dataZ0Z_4_LC_1_8_7/clk
Setup Constraint : 6620p
Path slack       : 4418p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                         Odrv4                          0              3001   3352  RISE       1
I__247/O                         Odrv4                        351              3352   3352  RISE       1
I__248/I                         Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                         Span4Mux_v                   351              3703   3352  RISE       1
I__251/I                         LocalMux                       0              3703   4320  RISE       1
I__251/O                         LocalMux                     330              4032   4320  RISE       1
I__260/I                         InMux                          0              4032   4418  RISE       1
I__260/O                         InMux                        259              4292   4418  RISE       1
I__264/I                         CascadeMux                     0              4292   4418  RISE       1
I__264/O                         CascadeMux                     0              4292   4418  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/in2      LogicCell40_SEQ_MODE_1010      0              4292   4418  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : state_fast_6_LC_1_13_4/in2
Capture Clock    : state_fast_6_LC_1_13_4/clk
Setup Constraint : 6620p
Path slack       : 4418p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_1010    540              3001   2447  RISE       7
I__420/I                    Odrv4                          0              3001   4088  RISE       1
I__420/O                    Odrv4                        351              3352   4088  RISE       1
I__426/I                    Span4Mux_v                     0              3352   4088  RISE       1
I__426/O                    Span4Mux_v                   351              3703   4088  RISE       1
I__430/I                    LocalMux                       0              3703   4418  RISE       1
I__430/O                    LocalMux                     330              4032   4418  RISE       1
I__433/I                    InMux                          0              4032   4418  RISE       1
I__433/O                    InMux                        259              4292   4418  RISE       1
I__434/I                    CascadeMux                     0              4292   4418  RISE       1
I__434/O                    CascadeMux                     0              4292   4418  RISE       1
state_fast_6_LC_1_13_4/in2  LogicCell40_SEQ_MODE_1010      0              4292   4418  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : timeout_counter_3_LC_4_9_3/in3
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Setup Constraint : 6620p
Path slack       : 4446p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1361
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout     LogicCell40_SEQ_MODE_1010    540              3001   2938  RISE       3
I__594/I                             LocalMux                       0              3001   2938  RISE       1
I__594/O                             LocalMux                     330              3331   2938  RISE       1
I__596/I                             InMux                          0              3331   2938  RISE       1
I__596/O                             InMux                        259              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/in1       LogicCell40_SEQ_MODE_1010      0              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/carryout  LogicCell40_SEQ_MODE_1010    259              3850   2938  RISE       2
timeout_counter_1_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_1010      0              3850   2938  RISE       1
timeout_counter_1_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_1010    126              3976   2938  RISE       2
timeout_counter_2_LC_4_9_2/carryin   LogicCell40_SEQ_MODE_1010      0              3976   2938  RISE       1
timeout_counter_2_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_1010    126              4102   2938  RISE       2
I__515/I                             InMux                          0              4102   4446  RISE       1
I__515/O                             InMux                        259              4362   4446  RISE       1
timeout_counter_3_LC_4_9_3/in3       LogicCell40_SEQ_MODE_1010      0              4362   4446  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_2_10_1/lcout
Path End         : state_2_LC_1_12_7/in0
Capture Clock    : state_2_LC_1_12_7/clk
Setup Constraint : 6620p
Path slack       : 4494p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1116
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2685  RISE       9
I__1087/I                Odrv4                          0              3001   4495  RISE       1
I__1087/O                Odrv4                        351              3352   4495  RISE       1
I__1096/I                Span4Mux_s1_h                  0              3352   4495  RISE       1
I__1096/O                Span4Mux_s1_h                175              3527   4495  RISE       1
I__1101/I                LocalMux                       0              3527   4495  RISE       1
I__1101/O                LocalMux                     330              3857   4495  RISE       1
I__1103/I                InMux                          0              3857   4495  RISE       1
I__1103/O                InMux                        259              4117   4495  RISE       1
state_2_LC_1_12_7/in0    LogicCell40_SEQ_MODE_1010      0              4117   4495  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_3_LC_1_9_4/in3
Capture Clock    : o_rx_dataZ0Z_3_LC_1_9_4/clk
Setup Constraint : 6620p
Path slack       : 4516p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                         Odrv4                          0              3001   3352  RISE       1
I__247/O                         Odrv4                        351              3352   3352  RISE       1
I__248/I                         Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                         Span4Mux_v                   351              3703   3352  RISE       1
I__250/I                         LocalMux                       0              3703   4320  RISE       1
I__250/O                         LocalMux                     330              4032   4320  RISE       1
I__254/I                         InMux                          0              4032   4516  RISE       1
I__254/O                         InMux                        259              4292   4516  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/in3      LogicCell40_SEQ_MODE_1010      0              4292   4516  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_2_LC_1_8_4/in3
Capture Clock    : o_rx_dataZ0Z_2_LC_1_8_4/clk
Setup Constraint : 6620p
Path slack       : 4516p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE      11
I__247/I                         Odrv4                          0              3001   3352  RISE       1
I__247/O                         Odrv4                        351              3352   3352  RISE       1
I__248/I                         Span4Mux_v                     0              3352   3352  RISE       1
I__248/O                         Span4Mux_v                   351              3703   3352  RISE       1
I__251/I                         LocalMux                       0              3703   4320  RISE       1
I__251/O                         LocalMux                     330              4032   4320  RISE       1
I__259/I                         InMux                          0              4032   4516  RISE       1
I__259/O                         InMux                        259              4292   4516  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/in3      LogicCell40_SEQ_MODE_1010      0              4292   4516  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_9_LC_1_9_3/lcout
Path End         : rx_data_2_LC_2_13_6/in3
Capture Clock    : rx_data_2_LC_2_13_6/clk
Setup Constraint : 6620p
Path slack       : 4516p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4292
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_9_LC_1_9_3/lcout   LogicCell40_SEQ_MODE_1010    540              3001   2503  RISE       9
I__480/I                 Odrv4                          0              3001   2503  RISE       1
I__480/O                 Odrv4                        351              3352   2503  RISE       1
I__485/I                 Span4Mux_v                     0              3352   3836  RISE       1
I__485/O                 Span4Mux_v                   351              3703   3836  RISE       1
I__492/I                 LocalMux                       0              3703   3836  RISE       1
I__492/O                 LocalMux                     330              4032   3836  RISE       1
I__498/I                 InMux                          0              4032   4516  RISE       1
I__498/O                 InMux                        259              4292   4516  RISE       1
rx_data_2_LC_2_13_6/in3  LogicCell40_SEQ_MODE_1010      0              4292   4516  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_6_LC_2_12_6/lcout
Path End         : o_rx_dataZ0Z_3_LC_1_9_4/in1
Capture Clock    : o_rx_dataZ0Z_3_LC_1_9_4/clk
Setup Constraint : 6620p
Path slack       : 4537p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1144
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4145
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_6_LC_2_12_6/lcout    LogicCell40_SEQ_MODE_1010    540              3001   3695  RISE       4
I__1168/I                    Odrv4                          0              3001   3695  RISE       1
I__1168/O                    Odrv4                        351              3352   3695  RISE       1
I__1171/I                    Span4Mux_s2_h                  0              3352   3695  RISE       1
I__1171/O                    Span4Mux_s2_h                203              3555   3695  RISE       1
I__1175/I                    LocalMux                       0              3555   4537  RISE       1
I__1175/O                    LocalMux                     330              3885   4537  RISE       1
I__1178/I                    InMux                          0              3885   4537  RISE       1
I__1178/O                    InMux                        259              4145   4537  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/in1  LogicCell40_SEQ_MODE_1010      0              4145   4537  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : timeout_counter_2_LC_4_9_2/in3
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Setup Constraint : 6620p
Path slack       : 4572p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1235
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout     LogicCell40_SEQ_MODE_1010    540              3001   2938  RISE       3
I__594/I                             LocalMux                       0              3001   2938  RISE       1
I__594/O                             LocalMux                     330              3331   2938  RISE       1
I__596/I                             InMux                          0              3331   2938  RISE       1
I__596/O                             InMux                        259              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/in1       LogicCell40_SEQ_MODE_1010      0              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/carryout  LogicCell40_SEQ_MODE_1010    259              3850   2938  RISE       2
timeout_counter_1_LC_4_9_1/carryin   LogicCell40_SEQ_MODE_1010      0              3850   2938  RISE       1
timeout_counter_1_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_1010    126              3976   2938  RISE       2
I__516/I                             InMux                          0              3976   4572  RISE       1
I__516/O                             InMux                        259              4236   4572  RISE       1
timeout_counter_2_LC_4_9_2/in3       LogicCell40_SEQ_MODE_1010      0              4236   4572  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : stick_parity_bit_LC_5_11_5/in1
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Setup Constraint : 6620p
Path slack       : 4601p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4081
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout        LogicCell40_SEQ_MODE_1010    540              3001   2917  RISE       9
I__983/I                        Odrv12                         0              3001   4600  RISE       1
I__983/O                        Odrv12                       491              3492   4600  RISE       1
I__989/I                        LocalMux                       0              3492   4600  RISE       1
I__989/O                        LocalMux                     330              3822   4600  RISE       1
I__995/I                        InMux                          0              3822   4600  RISE       1
I__995/O                        InMux                        259              4081   4600  RISE       1
stick_parity_bit_LC_5_11_5/in1  LogicCell40_SEQ_MODE_1010      0              4081   4600  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_8_LC_1_13_1/lcout
Path End         : state_9_LC_1_9_3/in1
Capture Clock    : state_9_LC_1_9_3/clk
Setup Constraint : 6620p
Path slack       : 4601p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4081
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_8_LC_1_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2384  RISE       8
I__290/I                 Odrv12                         0              3001   4600  RISE       1
I__290/O                 Odrv12                       491              3492   4600  RISE       1
I__298/I                 LocalMux                       0              3492   4600  RISE       1
I__298/O                 LocalMux                     330              3822   4600  RISE       1
I__304/I                 InMux                          0              3822   4600  RISE       1
I__304/O                 InMux                        259              4081   4600  RISE       1
state_9_LC_1_9_3/in1     LogicCell40_SEQ_MODE_1010      0              4081   4600  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_0_LC_2_10_5/in1
Capture Clock    : state_0_LC_2_10_5/clk
Setup Constraint : 6620p
Path slack       : 4601p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4081
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE      13
I__707/I                                Odrv12                         0              3001   3408  RISE       1
I__707/O                                Odrv12                       491              3492   3408  RISE       1
I__713/I                                LocalMux                       0              3492   4600  RISE       1
I__713/O                                LocalMux                     330              3822   4600  RISE       1
I__725/I                                InMux                          0              3822   4600  RISE       1
I__725/O                                InMux                        259              4081   4600  RISE       1
state_0_LC_2_10_5/in1                   LogicCell40_SEQ_MODE_1011      0              4081   4600  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_1_13_7/lcout
Path End         : state_7_LC_1_10_4/in2
Capture Clock    : state_7_LC_1_10_4/clk
Setup Constraint : 6620p
Path slack       : 4629p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4081
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3492  RISE       4
I__269/I                 Odrv12                         0              3001   3492  RISE       1
I__269/O                 Odrv12                       491              3492   3492  RISE       1
I__271/I                 LocalMux                       0              3492   3492  RISE       1
I__271/O                 LocalMux                     330              3822   3492  RISE       1
I__275/I                 InMux                          0              3822   4628  RISE       1
I__275/O                 InMux                        259              4081   4628  RISE       1
I__277/I                 CascadeMux                     0              4081   4628  RISE       1
I__277/O                 CascadeMux                     0              4081   4628  RISE       1
state_7_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1010      0              4081   4628  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : state_2_LC_1_12_7/in2
Capture Clock    : state_2_LC_1_12_7/clk
Setup Constraint : 6620p
Path slack       : 4629p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4081
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2124  RISE      10
I__1107/I                         Odrv12                         0              3001   4628  RISE       1
I__1107/O                         Odrv12                       491              3492   4628  RISE       1
I__1114/I                         LocalMux                       0              3492   4628  RISE       1
I__1114/O                         LocalMux                     330              3822   4628  RISE       1
I__1118/I                         InMux                          0              3822   4628  RISE       1
I__1118/O                         InMux                        259              4081   4628  RISE       1
I__1123/I                         CascadeMux                     0              4081   4628  RISE       1
I__1123/O                         CascadeMux                     0              4081   4628  RISE       1
state_2_LC_1_12_7/in2             LogicCell40_SEQ_MODE_1010      0              4081   4628  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_6_LC_2_12_6/lcout
Path End         : check_bit_LC_6_12_3/in2
Capture Clock    : check_bit_LC_6_12_3/clk
Setup Constraint : 6620p
Path slack       : 4629p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4081
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_6_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3695  RISE       4
I__1169/I                  Odrv12                         0              3001   4628  RISE       1
I__1169/O                  Odrv12                       491              3492   4628  RISE       1
I__1172/I                  LocalMux                       0              3492   4628  RISE       1
I__1172/O                  LocalMux                     330              3822   4628  RISE       1
I__1176/I                  InMux                          0              3822   4628  RISE       1
I__1176/O                  InMux                        259              4081   4628  RISE       1
I__1179/I                  CascadeMux                     0              4081   4628  RISE       1
I__1179/O                  CascadeMux                     0              4081   4628  RISE       1
check_bit_LC_6_12_3/in2    LogicCell40_SEQ_MODE_1010      0              4081   4628  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_8_LC_4_12_2/lcout
Path End         : o_rx_dataZ0Z_1_LC_1_8_2/in3
Capture Clock    : o_rx_dataZ0Z_1_LC_1_8_2/clk
Setup Constraint : 6620p
Path slack       : 4635p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1172
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_8_LC_4_12_2/lcout    LogicCell40_SEQ_MODE_1010    540              3001   4053  RISE       4
I__1281/I                    Odrv4                          0              3001   4635  RISE       1
I__1281/O                    Odrv4                        351              3352   4635  RISE       1
I__1285/I                    Span4Mux_s3_h                  0              3352   4635  RISE       1
I__1285/O                    Span4Mux_s3_h                231              3583   4635  RISE       1
I__1288/I                    LocalMux                       0              3583   4635  RISE       1
I__1288/O                    LocalMux                     330              3913   4635  RISE       1
I__1290/I                    InMux                          0              3913   4635  RISE       1
I__1290/O                    InMux                        259              4173   4635  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/in3  LogicCell40_SEQ_MODE_1010      0              4173   4635  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_1_12_0/lcout
Path End         : state_4_LC_2_14_6/in0
Capture Clock    : state_4_LC_2_14_6/clk
Setup Constraint : 6620p
Path slack       : 4670p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2559  RISE       6
I__390/I                 Odrv4                          0              3001   3113  RISE       1
I__390/O                 Odrv4                        351              3352   3113  RISE       1
I__393/I                 LocalMux                       0              3352   3113  RISE       1
I__393/O                 LocalMux                     330              3682   3113  RISE       1
I__398/I                 InMux                          0              3682   4670  RISE       1
I__398/O                 InMux                        259              3941   4670  RISE       1
state_4_LC_2_14_6/in0    LogicCell40_SEQ_MODE_1010      0              3941   4670  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_5_LC_1_11_3/lcout
Path End         : o_rx_dataZ0Z_4_LC_1_8_7/in0
Capture Clock    : o_rx_dataZ0Z_4_LC_1_8_7/clk
Setup Constraint : 6620p
Path slack       : 4670p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_5_LC_1_11_3/lcout    LogicCell40_SEQ_MODE_1010    540              3001   3352  RISE       4
I__897/I                     Odrv4                          0              3001   3829  RISE       1
I__897/O                     Odrv4                        351              3352   3829  RISE       1
I__901/I                     LocalMux                       0              3352   4670  RISE       1
I__901/O                     LocalMux                     330              3682   4670  RISE       1
I__905/I                     InMux                          0              3682   4670  RISE       1
I__905/O                     InMux                        259              3941   4670  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/in0  LogicCell40_SEQ_MODE_1010      0              3941   4670  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : state_6_LC_1_13_7/in0
Capture Clock    : state_6_LC_1_13_7/clk
Setup Constraint : 6620p
Path slack       : 4670p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2447  RISE       7
I__417/I                 Odrv4                          0              3001   2447  RISE       1
I__417/O                 Odrv4                        351              3352   2447  RISE       1
I__422/I                 LocalMux                       0              3352   4670  RISE       1
I__422/O                 LocalMux                     330              3682   4670  RISE       1
I__428/I                 InMux                          0              3682   4670  RISE       1
I__428/O                 InMux                        259              3941   4670  RISE       1
state_6_LC_1_13_7/in0    LogicCell40_SEQ_MODE_1010      0              3941   4670  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_fast_6_LC_1_13_4/in0
Capture Clock    : state_fast_6_LC_1_13_4/clk
Setup Constraint : 6620p
Path slack       : 4670p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2770  RISE      11
I__637/I                                Odrv4                          0              3001   4320  RISE       1
I__637/O                                Odrv4                        351              3352   4320  RISE       1
I__646/I                                LocalMux                       0              3352   4670  RISE       1
I__646/O                                LocalMux                     330              3682   4670  RISE       1
I__654/I                                InMux                          0              3682   4670  RISE       1
I__654/O                                InMux                        259              3941   4670  RISE       1
state_fast_6_LC_1_13_4/in0              LogicCell40_SEQ_MODE_1010      0              3941   4670  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : state_8_LC_1_13_1/in0
Capture Clock    : state_8_LC_1_13_1/clk
Setup Constraint : 6620p
Path slack       : 4670p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__741/I                 Odrv4                          0              3001   2363  RISE       1
I__741/O                 Odrv4                        351              3352   2363  RISE       1
I__747/I                 LocalMux                       0              3352   4670  RISE       1
I__747/O                 LocalMux                     330              3682   4670  RISE       1
I__754/I                 InMux                          0              3682   4670  RISE       1
I__754/O                 InMux                        259              3941   4670  RISE       1
state_8_LC_1_13_1/in0    LogicCell40_SEQ_MODE_1010      0              3941   4670  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : data_validation_LC_1_14_0/in0
Capture Clock    : data_validation_LC_1_14_0/clk
Setup Constraint : 6620p
Path slack       : 4670p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout       LogicCell40_SEQ_MODE_1010    540              3001   2573  RISE      13
I__1142/I                      Odrv4                          0              3001   3513  RISE       1
I__1142/O                      Odrv4                        351              3352   3513  RISE       1
I__1153/I                      LocalMux                       0              3352   4670  RISE       1
I__1153/O                      LocalMux                     330              3682   4670  RISE       1
I__1162/I                      InMux                          0              3682   4670  RISE       1
I__1162/O                      InMux                        259              3941   4670  RISE       1
data_validation_LC_1_14_0/in0  LogicCell40_SEQ_MODE_1010      0              3941   4670  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_3_LC_1_12_0/in3
Capture Clock    : state_3_LC_1_12_0/clk
Setup Constraint : 6620p
Path slack       : 4691p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1116
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE      13
I__710/I                                Odrv4                          0              3001   4137  RISE       1
I__710/O                                Odrv4                        351              3352   4137  RISE       1
I__722/I                                Span4Mux_s1_h                  0              3352   4691  RISE       1
I__722/O                                Span4Mux_s1_h                175              3527   4691  RISE       1
I__731/I                                LocalMux                       0              3527   4691  RISE       1
I__731/O                                LocalMux                     330              3857   4691  RISE       1
I__735/I                                InMux                          0              3857   4691  RISE       1
I__735/O                                InMux                        259              4117   4691  RISE       1
state_3_LC_1_12_0/in3                   LogicCell40_SEQ_MODE_1010      0              4117   4691  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : timeout_counter_1_LC_4_9_1/in3
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Setup Constraint : 6620p
Path slack       : 4699p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1108
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4109
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout     LogicCell40_SEQ_MODE_1010    540              3001   2938  RISE       3
I__594/I                             LocalMux                       0              3001   2938  RISE       1
I__594/O                             LocalMux                     330              3331   2938  RISE       1
I__596/I                             InMux                          0              3331   2938  RISE       1
I__596/O                             InMux                        259              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/in1       LogicCell40_SEQ_MODE_1010      0              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/carryout  LogicCell40_SEQ_MODE_1010    259              3850   2938  RISE       2
I__517/I                             InMux                          0              3850   4698  RISE       1
I__517/O                             InMux                        259              4109   4698  RISE       1
timeout_counter_1_LC_4_9_1/in3       LogicCell40_SEQ_MODE_1010      0              4109   4698  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_2_10_1/lcout
Path End         : framing_error_LC_7_10_0/in3
Capture Clock    : framing_error_LC_7_10_0/clk
Setup Constraint : 6620p
Path slack       : 4727p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4081
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_2_10_1/lcout      LogicCell40_SEQ_MODE_1010    540              3001   2685  RISE       9
I__1086/I                    Odrv12                         0              3001   4726  RISE       1
I__1086/O                    Odrv12                       491              3492   4726  RISE       1
I__1095/I                    LocalMux                       0              3492   4726  RISE       1
I__1095/O                    LocalMux                     330              3822   4726  RISE       1
I__1100/I                    InMux                          0              3822   4726  RISE       1
I__1100/O                    InMux                        259              4081   4726  RISE       1
framing_error_LC_7_10_0/in3  LogicCell40_SEQ_MODE_1010      0              4081   4726  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_5_LC_4_11_1/lcout
Path End         : o_timeoutZ0_LC_4_10_1/in2
Capture Clock    : o_timeoutZ0_LC_4_10_1/clk
Setup Constraint : 6620p
Path slack       : 4755p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3955
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_5_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2798  RISE       3
I__525/I                           LocalMux                       0              3001   2798  RISE       1
I__525/O                           LocalMux                     330              3331   2798  RISE       1
I__528/I                           InMux                          0              3331   4754  RISE       1
I__528/O                           InMux                        259              3590   4754  RISE       1
o_timeout_RNO_0_LC_4_10_0/in0      LogicCell40_SEQ_MODE_0000      0              3590   4754  RISE       1
o_timeout_RNO_0_LC_4_10_0/ltout    LogicCell40_SEQ_MODE_0000    365              3955   4754  RISE       1
I__605/I                           CascadeMux                     0              3955   4754  RISE       1
I__605/O                           CascadeMux                     0              3955   4754  RISE       1
o_timeoutZ0_LC_4_10_1/in2          LogicCell40_SEQ_MODE_1010      0              3955   4754  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_1_12_0/lcout
Path End         : state_3_LC_1_12_0/in2
Capture Clock    : state_3_LC_1_12_0/clk
Setup Constraint : 6620p
Path slack       : 4769p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2559  RISE       6
I__390/I                 Odrv4                          0              3001   3113  RISE       1
I__390/O                 Odrv4                        351              3352   3113  RISE       1
I__394/I                 LocalMux                       0              3352   3338  RISE       1
I__394/O                 LocalMux                     330              3682   3338  RISE       1
I__400/I                 InMux                          0              3682   4768  RISE       1
I__400/O                 InMux                        259              3941   4768  RISE       1
I__401/I                 CascadeMux                     0              3941   4768  RISE       1
I__401/O                 CascadeMux                     0              3941   4768  RISE       1
state_3_LC_1_12_0/in2    LogicCell40_SEQ_MODE_1010      0              3941   4768  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_6_LC_1_13_7/in2
Capture Clock    : state_6_LC_1_13_7/clk
Setup Constraint : 6620p
Path slack       : 4769p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE      13
I__710/I                                Odrv4                          0              3001   4137  RISE       1
I__710/O                                Odrv4                        351              3352   4137  RISE       1
I__721/I                                LocalMux                       0              3352   4768  RISE       1
I__721/O                                LocalMux                     330              3682   4768  RISE       1
I__729/I                                InMux                          0              3682   4768  RISE       1
I__729/O                                InMux                        259              3941   4768  RISE       1
I__734/I                                CascadeMux                     0              3941   4768  RISE       1
I__734/O                                CascadeMux                     0              3941   4768  RISE       1
state_6_LC_1_13_7/in2                   LogicCell40_SEQ_MODE_1010      0              3941   4768  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_4_LC_2_12_4/lcout
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/in3
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Setup Constraint : 6620p
Path slack       : 4867p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_4_LC_2_12_4/lcout    LogicCell40_SEQ_MODE_1010    540              3001   3541  RISE       4
I__909/I                     Odrv4                          0              3001   4404  RISE       1
I__909/O                     Odrv4                        351              3352   4404  RISE       1
I__913/I                     LocalMux                       0              3352   4867  RISE       1
I__913/O                     LocalMux                     330              3682   4867  RISE       1
I__917/I                     InMux                          0              3682   4867  RISE       1
I__917/O                     InMux                        259              3941   4867  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/in3  LogicCell40_SEQ_MODE_1010      0              3941   4867  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_0_LC_2_10_5/lcout
Path End         : timeout_counter_begin_LC_5_10_0/in3
Capture Clock    : timeout_counter_begin_LC_5_10_0/clk
Setup Constraint : 6620p
Path slack       : 4867p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_0_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1011    540              3001   2573  RISE       6
I__817/I                             Odrv4                          0              3001   4867  RISE       1
I__817/O                             Odrv4                        351              3352   4867  RISE       1
I__823/I                             LocalMux                       0              3352   4867  RISE       1
I__823/O                             LocalMux                     330              3682   4867  RISE       1
I__825/I                             InMux                          0              3682   4867  RISE       1
I__825/O                             InMux                        259              3941   4867  RISE       1
timeout_counter_begin_LC_5_10_0/in3  LogicCell40_SEQ_MODE_1011      0              3941   4867  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_6_LC_1_13_7/in3
Capture Clock    : state_6_LC_1_13_7/clk
Setup Constraint : 6620p
Path slack       : 4867p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2770  RISE      11
I__637/I                                Odrv4                          0              3001   4320  RISE       1
I__637/O                                Odrv4                        351              3352   4320  RISE       1
I__646/I                                LocalMux                       0              3352   4670  RISE       1
I__646/O                                LocalMux                     330              3682   4670  RISE       1
I__653/I                                InMux                          0              3682   4867  RISE       1
I__653/O                                InMux                        259              3941   4867  RISE       1
state_6_LC_1_13_7/in3                   LogicCell40_SEQ_MODE_1010      0              3941   4867  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_fast_6_LC_1_13_4/in3
Capture Clock    : state_fast_6_LC_1_13_4/clk
Setup Constraint : 6620p
Path slack       : 4867p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE      13
I__710/I                                Odrv4                          0              3001   4137  RISE       1
I__710/O                                Odrv4                        351              3352   4137  RISE       1
I__721/I                                LocalMux                       0              3352   4768  RISE       1
I__721/O                                LocalMux                     330              3682   4768  RISE       1
I__730/I                                InMux                          0              3682   4867  RISE       1
I__730/O                                InMux                        259              3941   4867  RISE       1
state_fast_6_LC_1_13_4/in3              LogicCell40_SEQ_MODE_1010      0              3941   4867  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_3_LC_1_11_1/lcout
Path End         : o_rx_dataZ0Z_6_LC_1_8_0/in3
Capture Clock    : o_rx_dataZ0Z_6_LC_1_8_0/clk
Setup Constraint : 6620p
Path slack       : 4867p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_3_LC_1_11_1/lcout    LogicCell40_SEQ_MODE_1010    540              3001   3331  RISE       4
I__922/I                     Odrv4                          0              3001   4867  RISE       1
I__922/O                     Odrv4                        351              3352   4867  RISE       1
I__926/I                     LocalMux                       0              3352   4867  RISE       1
I__926/O                     LocalMux                     330              3682   4867  RISE       1
I__930/I                     InMux                          0              3682   4867  RISE       1
I__930/O                     InMux                        259              3941   4867  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/in3  LogicCell40_SEQ_MODE_1010      0              3941   4867  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_1_LC_4_9_1/lcout
Path End         : o_timeoutZ0_LC_4_10_1/in0
Capture Clock    : o_timeoutZ0_LC_4_10_1/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3064  RISE       3
I__590/I                          LocalMux                       0              3001   3324  RISE       1
I__590/O                          LocalMux                     330              3331   3324  RISE       1
I__593/I                          InMux                          0              3331   5021  RISE       1
I__593/O                          InMux                        259              3590   5021  RISE       1
o_timeoutZ0_LC_4_10_1/in0         LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_1_12_7/lcout
Path End         : state_3_LC_1_12_0/in0
Capture Clock    : state_3_LC_1_12_0/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2622  RISE       6
I__698/I                 LocalMux                       0              3001   3829  RISE       1
I__698/O                 LocalMux                     330              3331   3829  RISE       1
I__703/I                 InMux                          0              3331   5021  RISE       1
I__703/O                 InMux                        259              3590   5021  RISE       1
state_3_LC_1_12_0/in0    LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_9_LC_1_9_3/lcout
Path End         : state_9_LC_1_9_3/in0
Capture Clock    : state_9_LC_1_9_3/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_9_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2503  RISE       9
I__482/I                LocalMux                       0              3001   5021  RISE       1
I__482/O                LocalMux                     330              3331   5021  RISE       1
I__488/I                InMux                          0              3331   5021  RISE       1
I__488/O                InMux                        259              3590   5021  RISE       1
state_9_LC_1_9_3/in0    LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_5_LC_4_11_1/in0
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2728  RISE       5
I__548/I                           LocalMux                       0              3001   5021  RISE       1
I__548/O                           LocalMux                     330              3331   5021  RISE       1
I__552/I                           InMux                          0              3331   5021  RISE       1
I__552/O                           InMux                        259              3590   5021  RISE       1
timeout_counter_5_LC_4_11_1/in0    LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_5_LC_2_14_4/in0
Capture Clock    : state_5_LC_2_14_4/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE      13
I__708/I                                LocalMux                       0              3001   3380  RISE       1
I__708/O                                LocalMux                     330              3331   3380  RISE       1
I__717/I                                InMux                          0              3331   5021  RISE       1
I__717/O                                InMux                        259              3590   5021  RISE       1
state_5_LC_2_14_4/in0                   LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : state_7_LC_1_10_4/in0
Capture Clock    : state_7_LC_1_10_4/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2363  RISE       7
I__743/I                 LocalMux                       0              3001   3127  RISE       1
I__743/O                 LocalMux                     330              3331   3127  RISE       1
I__750/I                 InMux                          0              3331   5021  RISE       1
I__750/O                 InMux                        259              3590   5021  RISE       1
state_7_LC_1_10_4/in0    LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_0_LC_2_10_5/lcout
Path End         : rx_sampling_start_LC_2_10_7/in0
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_0_LC_2_10_5/lcout          LogicCell40_SEQ_MODE_1011    540              3001   2573  RISE       6
I__816/I                         LocalMux                       0              3001   3751  RISE       1
I__816/O                         LocalMux                     330              3331   3751  RISE       1
I__821/I                         InMux                          0              3331   5021  RISE       1
I__821/O                         InMux                        259              3590   5021  RISE       1
rx_sampling_start_LC_2_10_7/in0  LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_0_LC_2_10_5/lcout
Path End         : state_1_LC_2_10_1/in0
Capture Clock    : state_1_LC_2_10_1/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2573  RISE       6
I__816/I                 LocalMux                       0              3001   3751  RISE       1
I__816/O                 LocalMux                     330              3331   3751  RISE       1
I__822/I                 InMux                          0              3331   5021  RISE       1
I__822/O                 InMux                        259              3590   5021  RISE       1
state_1_LC_2_10_1/in0    LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_2_LC_2_13_6/lcout
Path End         : rx_data_2_LC_2_13_6/in0
Capture Clock    : rx_data_2_LC_2_13_6/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_2_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3464  RISE       4
I__887/I                   LocalMux                       0              3001   5021  RISE       1
I__887/O                   LocalMux                     330              3331   5021  RISE       1
I__891/I                   InMux                          0              3331   5021  RISE       1
I__891/O                   InMux                        259              3590   5021  RISE       1
rx_data_2_LC_2_13_6/in0    LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stick_parity_bit_LC_5_11_5/lcout
Path End         : stick_parity_bit_LC_5_11_5/in0
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stick_parity_bit_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   4228  RISE       2
I__933/I                          LocalMux                       0              3001   5021  RISE       1
I__933/O                          LocalMux                     330              3331   5021  RISE       1
I__935/I                          InMux                          0              3331   5021  RISE       1
I__935/O                          InMux                        259              3590   5021  RISE       1
stick_parity_bit_LC_5_11_5/in0    LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_6_LC_2_12_6/lcout
Path End         : rx_data_6_LC_2_12_6/in0
Capture Clock    : rx_data_6_LC_2_12_6/clk
Setup Constraint : 6620p
Path slack       : 5021p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8611

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_6_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3695  RISE       4
I__1170/I                  LocalMux                       0              3001   5021  RISE       1
I__1170/O                  LocalMux                     330              3331   5021  RISE       1
I__1173/I                  InMux                          0              3331   5021  RISE       1
I__1173/O                  InMux                        259              3590   5021  RISE       1
rx_data_6_LC_2_12_6/in0    LogicCell40_SEQ_MODE_1010      0              3590   5021  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_4_LC_4_11_0/in1
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2728  RISE       5
I__548/I                           LocalMux                       0              3001   5021  RISE       1
I__548/O                           LocalMux                     330              3331   5021  RISE       1
I__553/I                           InMux                          0              3331   5091  RISE       1
I__553/O                           InMux                        259              3590   5091  RISE       1
timeout_counter_4_LC_4_11_0/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_2_LC_4_9_2/lcout
Path End         : timeout_counter_2_LC_4_9_2/in1
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_2_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3190  RISE       3
I__582/I                          LocalMux                       0              3001   3190  RISE       1
I__582/O                          LocalMux                     330              3331   3190  RISE       1
I__585/I                          InMux                          0              3331   3190  RISE       1
I__585/O                          InMux                        259              3590   3190  RISE       1
timeout_counter_2_LC_4_9_2/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_0_LC_2_12_1/lcout
Path End         : rx_data_0_LC_2_12_1/in1
Capture Clock    : rx_data_0_LC_2_12_1/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_0_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3380  RISE       2
I__383/I                   LocalMux                       0              3001   5091  RISE       1
I__383/O                   LocalMux                     330              3331   5091  RISE       1
I__385/I                   InMux                          0              3331   5091  RISE       1
I__385/O                   InMux                        259              3590   5091  RISE       1
rx_data_0_LC_2_12_1/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_start_LC_2_10_7/lcout
Path End         : rx_sampling_start_LC_2_10_7/in1
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_start_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   5091  RISE       2
I__607/I                           LocalMux                       0              3001   5091  RISE       1
I__607/O                           LocalMux                     330              3331   5091  RISE       1
I__609/I                           InMux                          0              3331   5091  RISE       1
I__609/O                           InMux                        259              3590   5091  RISE       1
rx_sampling_start_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_fast_6_LC_1_13_4/lcout
Path End         : state_fast_6_LC_1_13_4/in1
Capture Clock    : state_fast_6_LC_1_13_4/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_fast_6_LC_1_13_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2798  RISE       5
I__280/I                      LocalMux                       0              3001   3597  RISE       1
I__280/O                      LocalMux                     330              3331   3597  RISE       1
I__285/I                      InMux                          0              3331   5091  RISE       1
I__285/O                      InMux                        259              3590   5091  RISE       1
state_fast_6_LC_1_13_4/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_1_13_7/lcout
Path End         : state_6_LC_1_13_7/in1
Capture Clock    : state_6_LC_1_13_7/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3492  RISE       4
I__270/I                 LocalMux                       0              3001   5091  RISE       1
I__270/O                 LocalMux                     330              3331   5091  RISE       1
I__273/I                 InMux                          0              3331   5091  RISE       1
I__273/O                 InMux                        259              3590   5091  RISE       1
state_6_LC_1_13_7/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : state_5_LC_2_14_4/in1
Capture Clock    : state_5_LC_2_14_4/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2447  RISE       7
I__419/I                 LocalMux                       0              3001   3751  RISE       1
I__419/O                 LocalMux                     330              3331   3751  RISE       1
I__425/I                 InMux                          0              3331   5091  RISE       1
I__425/O                 InMux                        259              3590   5091  RISE       1
state_5_LC_2_14_4/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_1_LC_4_9_1/lcout
Path End         : timeout_counter_1_LC_4_9_1/in1
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3064  RISE       3
I__589/I                          LocalMux                       0              3001   3064  RISE       1
I__589/O                          LocalMux                     330              3331   3064  RISE       1
I__591/I                          InMux                          0              3331   3064  RISE       1
I__591/O                          InMux                        259              3590   3064  RISE       1
timeout_counter_1_LC_4_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : o_timeoutZ0_LC_4_10_1/in1
Capture Clock    : o_timeoutZ0_LC_4_10_1/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2938  RISE       3
I__595/I                          LocalMux                       0              3001   3317  RISE       1
I__595/O                          LocalMux                     330              3331   3317  RISE       1
I__598/I                          InMux                          0              3331   5091  RISE       1
I__598/O                          InMux                        259              3590   5091  RISE       1
o_timeoutZ0_LC_4_10_1/in1         LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_4_LC_2_14_6/in1
Capture Clock    : state_4_LC_2_14_6/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2770  RISE      11
I__636/I                                LocalMux                       0              3001   3331  RISE       1
I__636/O                                LocalMux                     330              3331   3331  RISE       1
I__643/I                                InMux                          0              3331   5091  RISE       1
I__643/O                                InMux                        259              3590   5091  RISE       1
state_4_LC_2_14_6/in1                   LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : state_1_LC_2_10_1/in1
Capture Clock    : state_1_LC_2_10_1/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2124  RISE      10
I__1106/I                         LocalMux                       0              3001   2938  RISE       1
I__1106/O                         LocalMux                     330              3331   2938  RISE       1
I__1113/I                         InMux                          0              3331   5091  RISE       1
I__1113/O                         InMux                        259              3590   5091  RISE       1
state_1_LC_2_10_1/in1             LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_9_LC_4_12_1/lcout
Path End         : rx_data_9_LC_4_12_1/in1
Capture Clock    : rx_data_9_LC_4_12_1/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_9_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   4123  RISE       4
I__1256/I                  LocalMux                       0              3001   5091  RISE       1
I__1256/O                  LocalMux                     330              3331   5091  RISE       1
I__1259/I                  InMux                          0              3331   5091  RISE       1
I__1259/O                  InMux                        259              3590   5091  RISE       1
rx_data_9_LC_4_12_1/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_7_LC_1_11_5/lcout
Path End         : rx_data_7_LC_1_11_5/in1
Capture Clock    : rx_data_7_LC_1_11_5/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_7_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3401  RISE       4
I__1269/I                  LocalMux                       0              3001   5091  RISE       1
I__1269/O                  LocalMux                     330              3331   5091  RISE       1
I__1272/I                  InMux                          0              3331   5091  RISE       1
I__1272/O                  InMux                        259              3590   5091  RISE       1
rx_data_7_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_8_LC_4_12_2/lcout
Path End         : rx_data_8_LC_4_12_2/in1
Capture Clock    : rx_data_8_LC_4_12_2/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_8_LC_4_12_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   4053  RISE       4
I__1282/I                  LocalMux                       0              3001   5091  RISE       1
I__1282/O                  LocalMux                     330              3331   5091  RISE       1
I__1286/I                  InMux                          0              3331   5091  RISE       1
I__1286/O                  InMux                        259              3590   5091  RISE       1
rx_data_8_LC_4_12_2/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : timeout_counter_0_LC_4_9_0/in1
Capture Clock    : timeout_counter_0_LC_4_9_0/clk
Setup Constraint : 6620p
Path slack       : 5092p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8682

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2938  RISE       3
I__594/I                          LocalMux                       0              3001   2938  RISE       1
I__594/O                          LocalMux                     330              3331   2938  RISE       1
I__596/I                          InMux                          0              3331   2938  RISE       1
I__596/O                          InMux                        259              3590   2938  RISE       1
timeout_counter_0_LC_4_9_0/in1    LogicCell40_SEQ_MODE_1010      0              3590   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_4_LC_2_14_6/in2
Capture Clock    : state_4_LC_2_14_6/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE      13
I__708/I                                LocalMux                       0              3001   3380  RISE       1
I__708/O                                LocalMux                     330              3331   3380  RISE       1
I__716/I                                InMux                          0              3331   5119  RISE       1
I__716/O                                InMux                        259              3590   5119  RISE       1
I__727/I                                CascadeMux                     0              3590   5119  RISE       1
I__727/O                                CascadeMux                     0              3590   5119  RISE       1
state_4_LC_2_14_6/in2                   LogicCell40_SEQ_MODE_1010      0              3590   5119  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_3_LC_4_9_3/lcout
Path End         : timeout_counter_3_LC_4_9_3/in2
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_3_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3345  RISE       3
I__575/I                          LocalMux                       0              3001   3345  RISE       1
I__575/O                          LocalMux                     330              3331   3345  RISE       1
I__578/I                          InMux                          0              3331   3345  RISE       1
I__578/O                          InMux                        259              3590   3345  RISE       1
I__580/I                          CascadeMux                     0              3590   3345  RISE       1
I__580/O                          CascadeMux                     0              3590   3345  RISE       1
timeout_counter_3_LC_4_9_3/in2    LogicCell40_SEQ_MODE_1010      0              3590   5119  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_2_14_6/lcout
Path End         : state_5_LC_2_14_4/in2
Capture Clock    : state_5_LC_2_14_4/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2314  RISE       6
I__405/I                 LocalMux                       0              3001   5119  RISE       1
I__405/O                 LocalMux                     330              3331   5119  RISE       1
I__410/I                 InMux                          0              3331   5119  RISE       1
I__410/O                 InMux                        259              3590   5119  RISE       1
I__414/I                 CascadeMux                     0              3590   5119  RISE       1
I__414/O                 CascadeMux                     0              3590   5119  RISE       1
state_5_LC_2_14_4/in2    LogicCell40_SEQ_MODE_1010      0              3590   5119  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_2_10_1/lcout
Path End         : rx_sampling_start_LC_2_10_7/in2
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_2_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2685  RISE       9
I__1083/I                        LocalMux                       0              3001   2685  RISE       1
I__1083/O                        LocalMux                     330              3331   2685  RISE       1
I__1091/I                        InMux                          0              3331   5119  RISE       1
I__1091/O                        InMux                        259              3590   5119  RISE       1
I__1097/I                        CascadeMux                     0              3590   5119  RISE       1
I__1097/O                        CascadeMux                     0              3590   5119  RISE       1
rx_sampling_start_LC_2_10_7/in2  LogicCell40_SEQ_MODE_1010      0              3590   5119  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_2_10_1/lcout
Path End         : state_1_LC_2_10_1/in2
Capture Clock    : state_1_LC_2_10_1/clk
Setup Constraint : 6620p
Path slack       : 5120p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8710

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2685  RISE       9
I__1083/I                LocalMux                       0              3001   2685  RISE       1
I__1083/O                LocalMux                     330              3331   2685  RISE       1
I__1092/I                InMux                          0              3331   5119  RISE       1
I__1092/O                InMux                        259              3590   5119  RISE       1
I__1098/I                CascadeMux                     0              3590   5119  RISE       1
I__1098/O                CascadeMux                     0              3590   5119  RISE       1
state_1_LC_2_10_1/in2    LogicCell40_SEQ_MODE_1010      0              3590   5119  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_8_LC_1_13_1/lcout
Path End         : state_8_LC_1_13_1/in3
Capture Clock    : state_8_LC_1_13_1/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_8_LC_1_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2384  RISE       8
I__288/I                 LocalMux                       0              3001   3534  RISE       1
I__288/O                 LocalMux                     330              3331   3534  RISE       1
I__295/I                 InMux                          0              3331   5217  RISE       1
I__295/O                 InMux                        259              3590   5217  RISE       1
state_8_LC_1_13_1/in3    LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_5_LC_2_14_4/in3
Capture Clock    : state_5_LC_2_14_4/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2770  RISE      11
I__636/I                                LocalMux                       0              3001   3331  RISE       1
I__636/O                                LocalMux                     330              3331   3331  RISE       1
I__644/I                                InMux                          0              3331   5217  RISE       1
I__644/O                                InMux                        259              3590   5217  RISE       1
state_5_LC_2_14_4/in3                   LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_1_12_7/lcout
Path End         : state_2_LC_1_12_7/in3
Capture Clock    : state_2_LC_1_12_7/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2622  RISE       6
I__698/I                 LocalMux                       0              3001   3829  RISE       1
I__698/O                 LocalMux                     330              3331   3829  RISE       1
I__704/I                 InMux                          0              3331   5217  RISE       1
I__704/O                 InMux                        259              3590   5217  RISE       1
state_2_LC_1_12_7/in3    LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : rx_sampling_clock_reg2_fast_LC_2_14_1/in3
Capture Clock    : rx_sampling_clock_reg2_fast_LC_2_14_1/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout     LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE      13
I__708/I                                   LocalMux                       0              3001   3380  RISE       1
I__708/O                                   LocalMux                     330              3331   3380  RISE       1
I__718/I                                   InMux                          0              3331   5217  RISE       1
I__718/O                                   InMux                        259              3590   5217  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/in3  LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_sampling_start_LC_2_10_7/in3
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   2124  RISE      10
I__1106/I                         LocalMux                       0              3001   2938  RISE       1
I__1106/O                         LocalMux                     330              3331   2938  RISE       1
I__1112/I                         InMux                          0              3331   5217  RISE       1
I__1112/O                         InMux                        259              3590   5217  RISE       1
rx_sampling_start_LC_2_10_7/in3   LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear_line_status_LC_5_9_4/lcout
Path End         : clear_line_status_LC_5_9_4/in3
Capture Clock    : clear_line_status_LC_5_9_4/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear_line_status_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3632  RISE       5
I__955/I                          LocalMux                       0              3001   5217  RISE       1
I__955/O                          LocalMux                     330              3331   5217  RISE       1
I__958/I                          InMux                          0              3331   5217  RISE       1
I__958/O                          InMux                        259              3590   5217  RISE       1
clear_line_status_LC_5_9_4/in3    LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear_data_ready_LC_2_10_4/lcout
Path End         : clear_data_ready_LC_2_10_4/in3
Capture Clock    : clear_data_ready_LC_2_10_4/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear_data_ready_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2152  RISE       3
I__346/I                          LocalMux                       0              3001   2580  RISE       1
I__346/O                          LocalMux                     330              3331   2580  RISE       1
I__349/I                          InMux                          0              3331   5217  RISE       1
I__349/O                          InMux                        259              3590   5217  RISE       1
clear_data_ready_LC_2_10_4/in3    LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_ready_reg1_LC_1_9_5/lcout
Path End         : rx_data_ready_reg2_LC_1_9_6/in3
Capture Clock    : rx_data_ready_reg2_LC_1_9_6/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg1_LC_1_9_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_ready_reg1_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   5217  RISE       2
I__785/I                           LocalMux                       0              3001   5217  RISE       1
I__785/O                           LocalMux                     330              3331   5217  RISE       1
I__787/I                           InMux                          0              3331   5217  RISE       1
I__787/O                           InMux                        259              3590   5217  RISE       1
rx_data_ready_reg2_LC_1_9_6/in3    LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg2_LC_1_9_6/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_2_14_6/lcout
Path End         : state_4_LC_2_14_6/in3
Capture Clock    : state_4_LC_2_14_6/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2314  RISE       6
I__406/I                 LocalMux                       0              3001   5217  RISE       1
I__406/O                 LocalMux                     330              3331   5217  RISE       1
I__411/I                 InMux                          0              3331   5217  RISE       1
I__411/O                 InMux                        259              3590   5217  RISE       1
state_4_LC_2_14_6/in3    LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : rx_sampling_clock_reg2_LC_2_15_5/in3
Capture Clock    : rx_sampling_clock_reg2_LC_2_15_5/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3282  RISE      13
I__711/I                                LocalMux                       0              3001   5217  RISE       1
I__711/O                                LocalMux                     330              3331   5217  RISE       1
I__723/I                                InMux                          0              3331   5217  RISE       1
I__723/O                                InMux                        259              3590   5217  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/in3    LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg1_LC_5_11_3/lcout
Path End         : rx_clk_reg2_LC_5_11_7/in3
Capture Clock    : rx_clk_reg2_LC_5_11_7/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg1_LC_5_11_3/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg1_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   3240  RISE       3
I__974/I                     LocalMux                       0              3001   5217  RISE       1
I__974/O                     LocalMux                     330              3331   5217  RISE       1
I__977/I                     InMux                          0              3331   5217  RISE       1
I__977/O                     InMux                        259              3590   5217  RISE       1
rx_clk_reg2_LC_5_11_7/in3    LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : state_10_LC_2_11_6/in3
Capture Clock    : state_10_LC_2_11_6/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2917  RISE       9
I__984/I                  LocalMux                       0              3001   4754  RISE       1
I__984/O                  LocalMux                     330              3331   4754  RISE       1
I__991/I                  InMux                          0              3331   5217  RISE       1
I__991/O                  InMux                        259              3590   5217  RISE       1
state_10_LC_2_11_6/in3    LogicCell40_SEQ_MODE_1010      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : state_0_LC_2_10_5/in3
Capture Clock    : state_0_LC_2_10_5/clk
Setup Constraint : 6620p
Path slack       : 5218p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#2)   6620
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8808

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3590
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2573  RISE      13
I__1144/I                 LocalMux                       0              3001   5217  RISE       1
I__1144/O                 LocalMux                     330              3331   5217  RISE       1
I__1155/I                 InMux                          0              3331   5217  RISE       1
I__1155/O                 InMux                        259              3590   5217  RISE       1
state_0_LC_2_10_5/in3     LogicCell40_SEQ_MODE_1011      0              3590   5217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_loopback_en
Path End         : modem_serial_data_LC_1_9_0/in2
Capture Clock    : modem_serial_data_LC_1_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -323
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_loopback_en                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_loopback_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_loopback_en_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_loopback_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_loopback_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__215/I                                LocalMux                       0              1053   +INF  FALL       1
I__215/O                                LocalMux                     309              1361   +INF  FALL       1
I__216/I                                InMux                          0              1361   +INF  FALL       1
I__216/O                                InMux                        217              1579   +INF  FALL       1
I__219/I                                CascadeMux                     0              1579   +INF  FALL       1
I__219/O                                CascadeMux                     0              1579   +INF  FALL       1
modem_serial_data_LC_1_9_0/in2          LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_loopback_en
Path End         : modem_serial_data_fast_LC_1_9_1/in3
Capture Clock    : modem_serial_data_fast_LC_1_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -217
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1529
---------------------------------------   ---- 
End-of-path arrival time (ps)             1529
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_loopback_en                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_loopback_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_loopback_en_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_loopback_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_loopback_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__215/I                                LocalMux                       0              1003   +INF  FALL       1
I__215/O                                LocalMux                     309              1311   +INF  FALL       1
I__217/I                                InMux                          0              1311   +INF  FALL       1
I__217/O                                InMux                        217              1529   +INF  FALL       1
modem_serial_data_fast_LC_1_9_1/in3     LogicCell40_SEQ_MODE_1011      0              1529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_4_LC_1_8_7/sr
Capture Clock    : o_rx_dataZ0Z_4_LC_1_8_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_4_LC_1_8_7/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_counter_0_LC_4_13_3/sr
Capture Clock    : rx_sampling_counter_0_LC_4_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                             -160
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1044/I                                     SRMux                          0              3192   +INF  FALL       1
I__1044/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_counter_0_LC_4_13_3/sr            LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_0_LC_1_8_6/sr
Capture Clock    : o_rx_dataZ0Z_0_LC_1_8_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3500
---------------------------------------   ---- 
End-of-path arrival time (ps)             3500
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  FALL       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       540               540   +INF  FALL       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__167/I                                      Odrv4                          0              1003   +INF  FALL       1
I__167/O                                      Odrv4                        372              1375   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1746   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              1978   +INF  FALL       1
I__170/I                                      LocalMux                       0              1978   +INF  FALL       1
I__170/O                                      LocalMux                     309              2286   +INF  FALL       1
I__171/I                                      IoInMux                        0              2286   +INF  FALL       1
I__171/O                                      IoInMux                      217              2504   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2504   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3065   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3065   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3065   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3065   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3142   +INF  FALL       1
I__1023/I                                     SRMux                          0              3142   +INF  FALL       1
I__1023/O                                     SRMux                        358              3500   +INF  FALL       1
o_rx_dataZ0Z_0_LC_1_8_6/sr                    LogicCell40_SEQ_MODE_1010      0              3500   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_counter_3_LC_4_13_2/sr
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                             -160
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3500
---------------------------------------   ---- 
End-of-path arrival time (ps)             3500
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  FALL       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       540               540   +INF  FALL       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__167/I                                      Odrv4                          0              1003   +INF  FALL       1
I__167/O                                      Odrv4                        372              1375   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1746   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              1978   +INF  FALL       1
I__170/I                                      LocalMux                       0              1978   +INF  FALL       1
I__170/O                                      LocalMux                     309              2286   +INF  FALL       1
I__171/I                                      IoInMux                        0              2286   +INF  FALL       1
I__171/O                                      IoInMux                      217              2504   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2504   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3065   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3065   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3065   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3065   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3142   +INF  FALL       1
I__1044/I                                     SRMux                          0              3142   +INF  FALL       1
I__1044/O                                     SRMux                        358              3500   +INF  FALL       1
rx_sampling_counter_3_LC_4_13_2/sr            LogicCell40_SEQ_MODE_1010      0              3500   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_int_serial_data
Path End         : modem_serial_data_LC_1_9_0/in3
Capture Clock    : modem_serial_data_LC_1_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -217
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_int_serial_data                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_int_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_int_serial_data_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_int_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_int_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__210/I                                    LocalMux                       0              1053   +INF  FALL       1
I__210/O                                    LocalMux                     309              1361   +INF  FALL       1
I__212/I                                    InMux                          0              1361   +INF  FALL       1
I__212/O                                    InMux                        217              1579   +INF  FALL       1
modem_serial_data_LC_1_9_0/in3              LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_int_serial_data
Path End         : modem_serial_data_rep1_LC_1_9_2/in3
Capture Clock    : modem_serial_data_rep1_LC_1_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -217
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1529
---------------------------------------   ---- 
End-of-path arrival time (ps)             1529
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_int_serial_data                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_int_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_int_serial_data_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_int_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_int_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__210/I                                    LocalMux                       0              1003   +INF  FALL       1
I__210/O                                    LocalMux                     309              1311   +INF  FALL       1
I__213/I                                    InMux                          0              1311   +INF  FALL       1
I__213/O                                    InMux                        217              1529   +INF  FALL       1
modem_serial_data_rep1_LC_1_9_2/in3         LogicCell40_SEQ_MODE_1011      0              1529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_parity_en
Path End         : state_10_LC_2_11_6/in1
Capture Clock    : state_10_LC_2_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -379
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2322
---------------------------------------   ---- 
End-of-path arrival time (ps)             2322
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_parity_en                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_parity_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_parity_en_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_parity_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_parity_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__941/I                              Odrv4                          0              1053   +INF  FALL       1
I__941/O                              Odrv4                        372              1425   +INF  FALL       1
I__943/I                              Span4Mux_v                     0              1425   +INF  FALL       1
I__943/O                              Span4Mux_v                   372              1796   +INF  FALL       1
I__945/I                              LocalMux                       0              1796   +INF  FALL       1
I__945/O                              LocalMux                     309              2105   +INF  FALL       1
I__947/I                              InMux                          0              2105   +INF  FALL       1
I__947/O                              InMux                        217              2322   +INF  FALL       1
state_10_LC_2_11_6/in1                LogicCell40_SEQ_MODE_1010      0              2322   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_parity_even
Path End         : parity_error_LC_5_13_2/in2
Capture Clock    : parity_error_LC_5_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -323
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_parity_even                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_parity_even_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_parity_even_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_parity_even_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_parity_even_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1237/I                               Odrv12                         0              1053   +INF  FALL       1
I__1237/O                               Odrv12                       540              1593   +INF  FALL       1
I__1238/I                               LocalMux                       0              1593   +INF  FALL       1
I__1238/O                               LocalMux                     309              1902   +INF  FALL       1
I__1239/I                               InMux                          0              1902   +INF  FALL       1
I__1239/O                               InMux                        217              2119   +INF  FALL       1
I__1240/I                               CascadeMux                     0              2119   +INF  FALL       1
I__1240/O                               CascadeMux                     0              2119   +INF  FALL       1
parity_error_LC_5_13_2/in2              LogicCell40_SEQ_MODE_1010      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_serial_data
Path End         : modem_serial_data_LC_1_9_0/in0
Capture Clock    : modem_serial_data_LC_1_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_serial_data                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_serial_data_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__221/I                                LocalMux                       0              1053   +INF  FALL       1
I__221/O                                LocalMux                     309              1361   +INF  FALL       1
I__223/I                                InMux                          0              1361   +INF  FALL       1
I__223/O                                InMux                        217              1579   +INF  FALL       1
modem_serial_data_LC_1_9_0/in0          LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_serial_data
Path End         : modem_serial_data_rep1_LC_1_9_2/in0
Capture Clock    : modem_serial_data_rep1_LC_1_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1529
---------------------------------------   ---- 
End-of-path arrival time (ps)             1529
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_serial_data                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_serial_data_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__221/I                                LocalMux                       0              1003   +INF  FALL       1
I__221/O                                LocalMux                     309              1311   +INF  FALL       1
I__224/I                                InMux                          0              1311   +INF  FALL       1
I__224/O                                InMux                        217              1529   +INF  FALL       1
modem_serial_data_rep1_LC_1_9_2/in0     LogicCell40_SEQ_MODE_1011      0              1529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_clear_rxdataready
Path End         : clear_data_ready_LC_2_10_4/in0
Capture Clock    : clear_data_ready_LC_2_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_clear_rxdataready                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_clear_rxdataready_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_clear_rxdataready_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_clear_rxdataready_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_clear_rxdataready_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__564/I                                      Odrv4                          0              1053   +INF  FALL       1
I__564/O                                      Odrv4                        372              1425   +INF  FALL       1
I__565/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__565/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__566/I                                      Span4Mux_h                     0              1796   +INF  FALL       1
I__566/O                                      Span4Mux_h                   316              2112   +INF  FALL       1
I__567/I                                      LocalMux                       0              2112   +INF  FALL       1
I__567/O                                      LocalMux                     309              2421   +INF  FALL       1
I__569/I                                      InMux                          0              2421   +INF  FALL       1
I__569/O                                      InMux                        217              2638   +INF  FALL       1
clear_data_ready_LC_2_10_4/in0                LogicCell40_SEQ_MODE_1010      0              2638   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_clear_rxdataready
Path End         : clearrxdataready1_LC_4_10_5/in3
Capture Clock    : clearrxdataready1_LC_4_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -217
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2588
---------------------------------------   ---- 
End-of-path arrival time (ps)             2588
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_clear_rxdataready                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_clear_rxdataready_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_clear_rxdataready_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_clear_rxdataready_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_clear_rxdataready_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__564/I                                      Odrv4                          0              1003   +INF  FALL       1
I__564/O                                      Odrv4                        372              1375   +INF  FALL       1
I__565/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__565/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__566/I                                      Span4Mux_h                     0              1746   +INF  FALL       1
I__566/O                                      Span4Mux_h                   316              2062   +INF  FALL       1
I__568/I                                      LocalMux                       0              2062   +INF  FALL       1
I__568/O                                      LocalMux                     309              2371   +INF  FALL       1
I__570/I                                      InMux                          0              2371   +INF  FALL       1
I__570/O                                      InMux                        217              2588   +INF  FALL       1
clearrxdataready1_LC_4_10_5/in3               LogicCell40_SEQ_MODE_1010      0              2588   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_clear_linestatusreg
Path End         : clear_line_status_LC_5_9_4/in0
Capture Clock    : clear_line_status_LC_5_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_clear_linestatusreg                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_clear_linestatusreg_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_clear_linestatusreg_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_clear_linestatusreg_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_clear_linestatusreg_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__836/I                                        Odrv4                          0              1053   +INF  FALL       1
I__836/O                                        Odrv4                        372              1425   +INF  FALL       1
I__837/I                                        Span4Mux_v                     0              1425   +INF  FALL       1
I__837/O                                        Span4Mux_v                   372              1796   +INF  FALL       1
I__838/I                                        Span4Mux_h                     0              1796   +INF  FALL       1
I__838/O                                        Span4Mux_h                   316              2112   +INF  FALL       1
I__839/I                                        LocalMux                       0              2112   +INF  FALL       1
I__839/O                                        LocalMux                     309              2421   +INF  FALL       1
I__840/I                                        InMux                          0              2421   +INF  FALL       1
I__840/O                                        InMux                        217              2638   +INF  FALL       1
clear_line_status_LC_5_9_4/in0                  LogicCell40_SEQ_MODE_1010      0              2638   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_start_rx
Path End         : clear_data_ready_LC_2_10_4/in1
Capture Clock    : clear_data_ready_LC_2_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -379
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_start_rx                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_start_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_start_rx_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_start_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_start_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__828/I                             Odrv4                          0              1053   +INF  FALL       1
I__828/O                             Odrv4                        372              1425   +INF  FALL       1
I__829/I                             Span4Mux_v                     0              1425   +INF  FALL       1
I__829/O                             Span4Mux_v                   372              1796   +INF  FALL       1
I__830/I                             Span4Mux_h                     0              1796   +INF  FALL       1
I__830/O                             Span4Mux_h                   316              2112   +INF  FALL       1
I__831/I                             LocalMux                       0              2112   +INF  FALL       1
I__831/O                             LocalMux                     309              2421   +INF  FALL       1
I__833/I                             InMux                          0              2421   +INF  FALL       1
I__833/O                             InMux                        217              2638   +INF  FALL       1
clear_data_ready_LC_2_10_4/in1       LogicCell40_SEQ_MODE_1010      0              2638   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_start_rx
Path End         : clear_line_status_LC_5_9_4/in1
Capture Clock    : clear_line_status_LC_5_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -379
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2960
---------------------------------------   ---- 
End-of-path arrival time (ps)             2960
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_start_rx                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_start_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_start_rx_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_start_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_start_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__828/I                             Odrv4                          0              1003   +INF  FALL       1
I__828/O                             Odrv4                        372              1375   +INF  FALL       1
I__829/I                             Span4Mux_v                     0              1375   +INF  FALL       1
I__829/O                             Span4Mux_v                   372              1746   +INF  FALL       1
I__830/I                             Span4Mux_h                     0              1746   +INF  FALL       1
I__830/O                             Span4Mux_h                   316              2062   +INF  FALL       1
I__832/I                             Span4Mux_v                     0              2062   +INF  FALL       1
I__832/O                             Span4Mux_v                   372              2434   +INF  FALL       1
I__834/I                             LocalMux                       0              2434   +INF  FALL       1
I__834/O                             LocalMux                     309              2742   +INF  FALL       1
I__835/I                             InMux                          0              2742   +INF  FALL       1
I__835/O                             InMux                        217              2960   +INF  FALL       1
clear_line_status_LC_5_9_4/in1       LogicCell40_SEQ_MODE_1010      0              2960   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : state_7_LC_1_10_4/in1
Capture Clock    : state_7_LC_1_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -379
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3879
---------------------------------------   ---- 
End-of-path arrival time (ps)             3879
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__307/I                                      Odrv4                          0              1053   +INF  FALL       1
I__307/O                                      Odrv4                        372              1425   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__309/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__309/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__311/I                                      LocalMux                       0              2168   +INF  FALL       1
I__311/O                                      LocalMux                     309              2477   +INF  FALL       1
I__316/I                                      InMux                          0              2477   +INF  FALL       1
I__316/O                                      InMux                        217              2694   +INF  FALL       1
state_RNO_0_7_LC_1_7_4/in3                    LogicCell40_SEQ_MODE_0000      0              2694   +INF  FALL       1
state_RNO_0_7_LC_1_7_4/lcout                  LogicCell40_SEQ_MODE_0000    288              2982   +INF  FALL       1
I__195/I                                      Odrv4                          0              2982   +INF  FALL       1
I__195/O                                      Odrv4                        372              3353   +INF  FALL       1
I__196/I                                      LocalMux                       0              3353   +INF  FALL       1
I__196/O                                      LocalMux                     309              3662   +INF  FALL       1
I__197/I                                      InMux                          0              3662   +INF  FALL       1
I__197/O                                      InMux                        217              3879   +INF  FALL       1
state_7_LC_1_10_4/in1                         LogicCell40_SEQ_MODE_1010      0              3879   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : state_9_LC_1_9_3/in2
Capture Clock    : state_9_LC_1_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -323
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3927
---------------------------------------   ---- 
End-of-path arrival time (ps)             3927
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__307/I                                      Odrv4                          0              1003   +INF  FALL       1
I__307/O                                      Odrv4                        372              1375   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__309/I                                      Span4Mux_v                     0              1746   +INF  FALL       1
I__309/O                                      Span4Mux_v                   372              2118   +INF  FALL       1
I__311/I                                      LocalMux                       0              2118   +INF  FALL       1
I__311/O                                      LocalMux                     309              2427   +INF  FALL       1
I__317/I                                      InMux                          0              2427   +INF  FALL       1
I__317/O                                      InMux                        217              2644   +INF  FALL       1
state_RNO_0_9_LC_1_7_3/in0                    LogicCell40_SEQ_MODE_0000      0              2644   +INF  FALL       1
state_RNO_0_9_LC_1_7_3/lcout                  LogicCell40_SEQ_MODE_0000    386              3030   +INF  FALL       1
I__206/I                                      Odrv4                          0              3030   +INF  FALL       1
I__206/O                                      Odrv4                        372              3401   +INF  FALL       1
I__207/I                                      LocalMux                       0              3401   +INF  FALL       1
I__207/O                                      LocalMux                     309              3710   +INF  FALL       1
I__208/I                                      InMux                          0              3710   +INF  FALL       1
I__208/O                                      InMux                        217              3927   +INF  FALL       1
I__209/I                                      CascadeMux                     0              3927   +INF  FALL       1
I__209/O                                      CascadeMux                     0              3927   +INF  FALL       1
state_9_LC_1_9_3/in2                          LogicCell40_SEQ_MODE_1010      0              3927   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[0]
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/in1
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -379
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2694
---------------------------------------   ---- 
End-of-path arrival time (ps)             2694
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[0]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_0_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__758/I                                      Odrv4                          0              1053   +INF  FALL       1
I__758/O                                      Odrv4                        372              1425   +INF  FALL       1
I__760/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__760/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__762/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__762/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__765/I                                      LocalMux                       0              2168   +INF  FALL       1
I__765/O                                      LocalMux                     309              2477   +INF  FALL       1
I__771/I                                      InMux                          0              2477   +INF  FALL       1
I__771/O                                      InMux                        217              2694   +INF  FALL       1
o_rx_dataZ0Z_7_LC_1_8_1/in1                   LogicCell40_SEQ_MODE_1010      0              2694   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[0]
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/in1
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -379
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2644
---------------------------------------   ---- 
End-of-path arrival time (ps)             2644
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[0]                          uart_rx_fsm                    0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_0_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_no_of_data_bits_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_no_of_data_bits_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__758/I                                      Odrv4                          0              1003   +INF  FALL       1
I__758/O                                      Odrv4                        372              1375   +INF  FALL       1
I__760/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__760/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__762/I                                      Span4Mux_v                     0              1746   +INF  FALL       1
I__762/O                                      Span4Mux_v                   372              2118   +INF  FALL       1
I__766/I                                      LocalMux                       0              2118   +INF  FALL       1
I__766/O                                      LocalMux                     309              2427   +INF  FALL       1
I__772/I                                      InMux                          0              2427   +INF  FALL       1
I__772/O                                      InMux                        217              2644   +INF  FALL       1
o_rx_dataZ0Z_5_LC_1_9_7/in1                   LogicCell40_SEQ_MODE_1010      0              2644   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : framing_error_LC_7_10_0/lcout
Path End         : o_framing_error
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          540
+ Data Path Delay                                    7396
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10397
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
framing_error_LC_7_10_0/lcout              LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__1079/I                                  Odrv4                          0              3001   +INF  RISE       1
I__1079/O                                  Odrv4                        351              3352   +INF  RISE       1
I__1080/I                                  Span4Mux_v                     0              3352   +INF  RISE       1
I__1080/O                                  Span4Mux_v                   351              3703   +INF  RISE       1
I__1081/I                                  LocalMux                       0              3703   +INF  RISE       1
I__1081/O                                  LocalMux                     330              4032   +INF  RISE       1
I__1082/I                                  InMux                          0              4032   +INF  RISE       1
I__1082/O                                  InMux                        259              4292   +INF  RISE       1
o_framing_error_obuf_RNO_LC_5_12_0/in0     LogicCell40_SEQ_MODE_0000      0              4292   +INF  RISE       1
o_framing_error_obuf_RNO_LC_5_12_0/lcout   LogicCell40_SEQ_MODE_0000    386              4678   +INF  FALL       1
I__963/I                                   Odrv4                          0              4678   +INF  FALL       1
I__963/O                                   Odrv4                        372              5049   +INF  FALL       1
I__964/I                                   Span4Mux_s3_h                  0              5049   +INF  FALL       1
I__964/O                                   Span4Mux_s3_h                231              5281   +INF  FALL       1
I__965/I                                   LocalMux                       0              5281   +INF  FALL       1
I__965/O                                   LocalMux                     309              5589   +INF  FALL       1
I__966/I                                   IoInMux                        0              5589   +INF  FALL       1
I__966/O                                   IoInMux                      217              5807   +INF  FALL       1
o_framing_error_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5807   +INF  FALL       1
o_framing_error_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8044   +INF  FALL       1
o_framing_error_obuf_iopad/DIN             IO_PAD                         0              8044   +INF  FALL       1
o_framing_error_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             10397   +INF  FALL       1
o_framing_error                            uart_rx_fsm                    0             10397   +INF  FALL       1


++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parity_error_LC_5_13_2/lcout
Path End         : o_parity_error
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6982
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9983
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parity_error_LC_5_13_2/lcout              LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       2
I__1231/I                                 Odrv4                          0              3001   +INF  RISE       1
I__1231/O                                 Odrv4                        351              3352   +INF  RISE       1
I__1233/I                                 LocalMux                       0              3352   +INF  RISE       1
I__1233/O                                 LocalMux                     330              3682   +INF  RISE       1
I__1234/I                                 InMux                          0              3682   +INF  RISE       1
I__1234/O                                 InMux                        259              3941   +INF  RISE       1
o_parity_error_obuf_RNO_LC_4_11_3/in0     LogicCell40_SEQ_MODE_0000      0              3941   +INF  RISE       1
o_parity_error_obuf_RNO_LC_4_11_3/lcout   LogicCell40_SEQ_MODE_0000    386              4327   +INF  FALL       1
I__791/I                                  Odrv12                         0              4327   +INF  FALL       1
I__791/O                                  Odrv12                       540              4867   +INF  FALL       1
I__792/I                                  LocalMux                       0              4867   +INF  FALL       1
I__792/O                                  LocalMux                     309              5176   +INF  FALL       1
I__793/I                                  IoInMux                        0              5176   +INF  FALL       1
I__793/O                                  IoInMux                      217              5393   +INF  FALL       1
o_parity_error_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5393   +INF  FALL       1
o_parity_error_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7630   +INF  FALL       1
o_parity_error_obuf_iopad/DIN             IO_PAD                         0              7630   +INF  FALL       1
o_parity_error_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9983   +INF  FALL       1
o_parity_error                            uart_rx_fsm                    0              9983   +INF  FALL       1


++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : bit_sample_en
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          540
+ Data Path Delay                                    7579
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10580
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       5
I__996/I                                             Odrv4                          0              3001   +INF  RISE       1
I__996/O                                             Odrv4                        351              3352   +INF  RISE       1
I__998/I                                             LocalMux                       0              3352   +INF  RISE       1
I__998/O                                             LocalMux                     330              3682   +INF  RISE       1
I__1001/I                                            InMux                          0              3682   +INF  RISE       1
I__1001/O                                            InMux                        259              3941   +INF  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3941   +INF  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4229   +INF  FALL      20
I__1188/I                                            Odrv4                          0              4229   +INF  FALL       1
I__1188/O                                            Odrv4                        372              4600   +INF  FALL       1
I__1206/I                                            Span4Mux_v                     0              4600   +INF  FALL       1
I__1206/O                                            Span4Mux_v                   372              4972   +INF  FALL       1
I__1222/I                                            Span4Mux_s1_h                  0              4972   +INF  FALL       1
I__1222/O                                            Span4Mux_s1_h                168              5140   +INF  FALL       1
I__1226/I                                            IoSpan4Mux                     0              5140   +INF  FALL       1
I__1226/O                                            IoSpan4Mux                   323              5463   +INF  FALL       1
I__1228/I                                            LocalMux                       0              5463   +INF  FALL       1
I__1228/O                                            LocalMux                     309              5772   +INF  FALL       1
I__1229/I                                            IoInMux                        0              5772   +INF  FALL       1
I__1229/O                                            IoInMux                      217              5989   +INF  FALL       1
bit_sample_en_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              5989   +INF  FALL       1
bit_sample_en_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              8226   +INF  FALL       1
bit_sample_en_obuf_iopad/DIN                         IO_PAD                         0              8226   +INF  FALL       1
bit_sample_en_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2353             10580   +INF  FALL       1
bit_sample_en                                        uart_rx_fsm                    0             10580   +INF  FALL       1


++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_counter_1_LC_4_13_1/sr
Capture Clock    : rx_sampling_counter_1_LC_4_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                             -160
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1044/I                                     SRMux                          0              3192   +INF  FALL       1
I__1044/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_counter_1_LC_4_13_1/sr            LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_counter_2_LC_4_13_0/sr
Capture Clock    : rx_sampling_counter_2_LC_4_13_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                             -160
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1044/I                                     SRMux                          0              3192   +INF  FALL       1
I__1044/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_counter_2_LC_4_13_0/sr            LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_timeoutZ0_LC_4_10_1/lcout
Path End         : o_timeout
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6372
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9373
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_timeoutZ0_LC_4_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__599/I                             Odrv4                          0              3001   +INF  RISE       1
I__599/O                             Odrv4                        351              3352   +INF  RISE       1
I__600/I                             Span4Mux_v                     0              3352   +INF  RISE       1
I__600/O                             Span4Mux_v                   351              3703   +INF  RISE       1
I__601/I                             Span4Mux_s2_h                  0              3703   +INF  RISE       1
I__601/O                             Span4Mux_s2_h                203              3906   +INF  RISE       1
I__602/I                             IoSpan4Mux                     0              3906   +INF  RISE       1
I__602/O                             IoSpan4Mux                   288              4194   +INF  RISE       1
I__603/I                             LocalMux                       0              4194   +INF  RISE       1
I__603/O                             LocalMux                     330              4523   +INF  RISE       1
I__604/I                             IoInMux                        0              4523   +INF  RISE       1
I__604/O                             IoInMux                      259              4783   +INF  RISE       1
o_timeout_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4783   +INF  RISE       1
o_timeout_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7020   +INF  FALL       1
o_timeout_obuf_iopad/DIN             IO_PAD                         0              7020   +INF  FALL       1
o_timeout_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9373   +INF  FALL       1
o_timeout                            uart_rx_fsm                    0              9373   +INF  FALL       1


++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : break_interrupt_LC_2_9_4/lcout
Path End         : o_break_interrupt
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6057
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9058
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
break_interrupt_LC_2_9_4/lcout               LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       3
I__796/I                                     Odrv4                          0              3001   +INF  RISE       1
I__796/O                                     Odrv4                        351              3352   +INF  RISE       1
I__799/I                                     Span4Mux_v                     0              3352   +INF  RISE       1
I__799/O                                     Span4Mux_v                   351              3703   +INF  RISE       1
I__801/I                                     Span4Mux_s1_h                  0              3703   +INF  RISE       1
I__801/O                                     Span4Mux_s1_h                175              3878   +INF  RISE       1
I__803/I                                     LocalMux                       0              3878   +INF  RISE       1
I__803/O                                     LocalMux                     330              4208   +INF  RISE       1
I__804/I                                     IoInMux                        0              4208   +INF  RISE       1
I__804/O                                     IoInMux                      259              4467   +INF  RISE       1
o_break_interrupt_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4467   +INF  RISE       1
o_break_interrupt_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6704   +INF  FALL       1
o_break_interrupt_obuf_iopad/DIN             IO_PAD                         0              6704   +INF  FALL       1
o_break_interrupt_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9058   +INF  FALL       1
o_break_interrupt                            uart_rx_fsm                    0              9058   +INF  FALL       1


++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_5_LC_1_9_7/lcout
Path End         : o_rx_data[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5818
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_5_LC_1_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__198/I                               Odrv4                          0              3001   +INF  RISE       1
I__198/O                               Odrv4                        351              3352   +INF  RISE       1
I__199/I                               IoSpan4Mux                     0              3352   +INF  RISE       1
I__199/O                               IoSpan4Mux                   288              3640   +INF  RISE       1
I__200/I                               LocalMux                       0              3640   +INF  RISE       1
I__200/O                               LocalMux                     330              3969   +INF  RISE       1
I__201/I                               IoInMux                        0              3969   +INF  RISE       1
I__201/O                               IoInMux                      259              4229   +INF  RISE       1
o_rx_data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
o_rx_data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
o_rx_data_obuf_5_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
o_rx_data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
o_rx_data[5]                           uart_rx_fsm                    0              8819   +INF  FALL       1


++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_ready_reg2_LC_1_9_6/lcout
Path End         : o_rx_data_ready
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          540
+ Data Path Delay                                    7417
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg2_LC_1_9_6/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_ready_reg2_LC_1_9_6/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__781/I                                   Odrv4                          0              3001   +INF  RISE       1
I__781/O                                   Odrv4                        351              3352   +INF  RISE       1
I__782/I                                   Span4Mux_v                     0              3352   +INF  RISE       1
I__782/O                                   Span4Mux_v                   351              3703   +INF  RISE       1
I__783/I                                   LocalMux                       0              3703   +INF  RISE       1
I__783/O                                   LocalMux                     330              4032   +INF  RISE       1
I__784/I                                   InMux                          0              4032   +INF  RISE       1
I__784/O                                   InMux                        259              4292   +INF  RISE       1
o_rx_data_ready_obuf_RNO_LC_4_11_4/in3     LogicCell40_SEQ_MODE_0000      0              4292   +INF  RISE       1
o_rx_data_ready_obuf_RNO_LC_4_11_4/lcout   LogicCell40_SEQ_MODE_0000    288              4579   +INF  FALL       1
I__777/I                                   Odrv12                         0              4579   +INF  FALL       1
I__777/O                                   Odrv12                       540              5119   +INF  FALL       1
I__778/I                                   Span12Mux_s3_h                 0              5119   +INF  FALL       1
I__778/O                                   Span12Mux_s3_h               182              5302   +INF  FALL       1
I__779/I                                   LocalMux                       0              5302   +INF  FALL       1
I__779/O                                   LocalMux                     309              5610   +INF  FALL       1
I__780/I                                   IoInMux                        0              5610   +INF  FALL       1
I__780/O                                   IoInMux                      217              5828   +INF  FALL       1
o_rx_data_ready_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5828   +INF  FALL       1
o_rx_data_ready_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8065   +INF  FALL       1
o_rx_data_ready_obuf_iopad/DIN             IO_PAD                         0              8065   +INF  FALL       1
o_rx_data_ready_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             10418   +INF  FALL       1
o_rx_data_ready                            uart_rx_fsm                    0             10418   +INF  FALL       1


++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_3_LC_1_9_4/lcout
Path End         : o_rx_data[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5678
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8679
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_3_LC_1_9_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__202/I                               Odrv4                          0              3001   +INF  RISE       1
I__202/O                               Odrv4                        351              3352   +INF  RISE       1
I__203/I                               Span4Mux_s0_h                  0              3352   +INF  RISE       1
I__203/O                               Span4Mux_s0_h                147              3499   +INF  RISE       1
I__204/I                               LocalMux                       0              3499   +INF  RISE       1
I__204/O                               LocalMux                     330              3829   +INF  RISE       1
I__205/I                               IoInMux                        0              3829   +INF  RISE       1
I__205/O                               IoInMux                      259              4088   +INF  RISE       1
o_rx_data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4088   +INF  RISE       1
o_rx_data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6326   +INF  FALL       1
o_rx_data_obuf_3_iopad/DIN             IO_PAD                         0              6326   +INF  FALL       1
o_rx_data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353              8679   +INF  FALL       1
o_rx_data[3]                           uart_rx_fsm                    0              8679   +INF  FALL       1


++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_4_LC_1_8_7/lcout
Path End         : o_rx_data[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5818
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_4_LC_1_8_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__172/I                               Odrv4                          0              3001   +INF  RISE       1
I__172/O                               Odrv4                        351              3352   +INF  RISE       1
I__173/I                               IoSpan4Mux                     0              3352   +INF  RISE       1
I__173/O                               IoSpan4Mux                   288              3640   +INF  RISE       1
I__174/I                               LocalMux                       0              3640   +INF  RISE       1
I__174/O                               LocalMux                     330              3969   +INF  RISE       1
I__175/I                               IoInMux                        0              3969   +INF  RISE       1
I__175/O                               IoInMux                      259              4229   +INF  RISE       1
o_rx_data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
o_rx_data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
o_rx_data_obuf_4_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
o_rx_data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
o_rx_data[4]                           uart_rx_fsm                    0              8819   +INF  FALL       1


++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_0_LC_1_8_6/lcout
Path End         : o_rx_data[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6029
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9030
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_0_LC_1_8_6/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__176/I                               Odrv4                          0              3001   +INF  RISE       1
I__176/O                               Odrv4                        351              3352   +INF  RISE       1
I__177/I                               Span4Mux_v                     0              3352   +INF  RISE       1
I__177/O                               Span4Mux_v                   351              3703   +INF  RISE       1
I__178/I                               Span4Mux_s0_h                  0              3703   +INF  RISE       1
I__178/O                               Span4Mux_s0_h                147              3850   +INF  RISE       1
I__179/I                               LocalMux                       0              3850   +INF  RISE       1
I__179/O                               LocalMux                     330              4180   +INF  RISE       1
I__180/I                               IoInMux                        0              4180   +INF  RISE       1
I__180/O                               IoInMux                      259              4439   +INF  RISE       1
o_rx_data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4439   +INF  RISE       1
o_rx_data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6676   +INF  FALL       1
o_rx_data_obuf_0_iopad/DIN             IO_PAD                         0              6676   +INF  FALL       1
o_rx_data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2353              9030   +INF  FALL       1
o_rx_data[0]                           uart_rx_fsm                    0              9030   +INF  FALL       1


++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_2_LC_1_8_4/sr
Capture Clock    : o_rx_dataZ0Z_2_LC_1_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_2_LC_1_8_4/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_2_LC_1_8_4/lcout
Path End         : o_rx_data[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5818
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_2_LC_1_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__181/I                               Odrv4                          0              3001   +INF  RISE       1
I__181/O                               Odrv4                        351              3352   +INF  RISE       1
I__182/I                               IoSpan4Mux                     0              3352   +INF  RISE       1
I__182/O                               IoSpan4Mux                   288              3640   +INF  RISE       1
I__183/I                               LocalMux                       0              3640   +INF  RISE       1
I__183/O                               LocalMux                     330              3969   +INF  RISE       1
I__184/I                               IoInMux                        0              3969   +INF  RISE       1
I__184/O                               IoInMux                      259              4229   +INF  RISE       1
o_rx_data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
o_rx_data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
o_rx_data_obuf_2_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
o_rx_data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
o_rx_data[2]                           uart_rx_fsm                    0              8819   +INF  FALL       1


++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_1_LC_1_8_2/sr
Capture Clock    : o_rx_dataZ0Z_1_LC_1_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_1_LC_1_8_2/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_1_LC_1_8_2/lcout
Path End         : o_rx_data[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6029
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9030
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__185/I                               Odrv4                          0              3001   +INF  RISE       1
I__185/O                               Odrv4                        351              3352   +INF  RISE       1
I__186/I                               Span4Mux_v                     0              3352   +INF  RISE       1
I__186/O                               Span4Mux_v                   351              3703   +INF  RISE       1
I__187/I                               Span4Mux_s0_h                  0              3703   +INF  RISE       1
I__187/O                               Span4Mux_s0_h                147              3850   +INF  RISE       1
I__188/I                               LocalMux                       0              3850   +INF  RISE       1
I__188/O                               LocalMux                     330              4180   +INF  RISE       1
I__189/I                               IoInMux                        0              4180   +INF  RISE       1
I__189/O                               IoInMux                      259              4439   +INF  RISE       1
o_rx_data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4439   +INF  RISE       1
o_rx_data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6676   +INF  FALL       1
o_rx_data_obuf_1_iopad/DIN             IO_PAD                         0              6676   +INF  FALL       1
o_rx_data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353              9030   +INF  FALL       1
o_rx_data[1]                           uart_rx_fsm                    0              9030   +INF  FALL       1


++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/sr
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_7_LC_1_8_1/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_7_LC_1_8_1/lcout
Path End         : o_rx_data[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5180
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8181
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_7_LC_1_8_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__190/I                               LocalMux                       0              3001   +INF  RISE       1
I__190/O                               LocalMux                     330              3331   +INF  RISE       1
I__191/I                               IoInMux                        0              3331   +INF  RISE       1
I__191/O                               IoInMux                      259              3590   +INF  RISE       1
o_rx_data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3590   +INF  RISE       1
o_rx_data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5828   +INF  FALL       1
o_rx_data_obuf_7_iopad/DIN             IO_PAD                         0              5828   +INF  FALL       1
o_rx_data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2353              8181   +INF  FALL       1
o_rx_data[7]                           uart_rx_fsm                    0              8181   +INF  FALL       1


++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_6_LC_1_8_0/sr
Capture Clock    : o_rx_dataZ0Z_6_LC_1_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_6_LC_1_8_0/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_6_LC_1_8_0/lcout
Path End         : o_rx_data[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5180
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8181
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_6_LC_1_8_0/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__192/I                               LocalMux                       0              3001   +INF  RISE       1
I__192/O                               LocalMux                     330              3331   +INF  RISE       1
I__193/I                               IoInMux                        0              3331   +INF  RISE       1
I__193/O                               IoInMux                      259              3590   +INF  RISE       1
o_rx_data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3590   +INF  RISE       1
o_rx_data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5828   +INF  FALL       1
o_rx_data_obuf_6_iopad/DIN             IO_PAD                         0              5828   +INF  FALL       1
o_rx_data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2353              8181   +INF  FALL       1
o_rx_data[6]                           uart_rx_fsm                    0              8181   +INF  FALL       1


++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_int_serial_data
Path End         : modem_serial_data_fast_LC_1_9_1/in1
Capture Clock    : modem_serial_data_fast_LC_1_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -379
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_int_serial_data                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_int_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_int_serial_data_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_int_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_int_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__211/I                                    LocalMux                       0              1053   +INF  FALL       1
I__211/O                                    LocalMux                     309              1361   +INF  FALL       1
I__214/I                                    InMux                          0              1361   +INF  FALL       1
I__214/O                                    InMux                        217              1579   +INF  FALL       1
modem_serial_data_fast_LC_1_9_1/in1         LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_loopback_en
Path End         : modem_serial_data_rep1_LC_1_9_2/in2
Capture Clock    : modem_serial_data_rep1_LC_1_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -323
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_loopback_en                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_loopback_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_loopback_en_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_loopback_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_loopback_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__215/I                                LocalMux                       0              1053   +INF  FALL       1
I__215/O                                LocalMux                     309              1361   +INF  FALL       1
I__218/I                                InMux                          0              1361   +INF  FALL       1
I__218/O                                InMux                        217              1579   +INF  FALL       1
I__220/I                                CascadeMux                     0              1579   +INF  FALL       1
I__220/O                                CascadeMux                     0              1579   +INF  FALL       1
modem_serial_data_rep1_LC_1_9_2/in2     LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_serial_data
Path End         : modem_serial_data_fast_LC_1_9_1/in0
Capture Clock    : modem_serial_data_fast_LC_1_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_serial_data                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_serial_data_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__222/I                                LocalMux                       0              1053   +INF  FALL       1
I__222/O                                LocalMux                     309              1361   +INF  FALL       1
I__225/I                                InMux                          0              1361   +INF  FALL       1
I__225/O                                InMux                        217              1579   +INF  FALL       1
modem_serial_data_fast_LC_1_9_1/in0     LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/in2
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -323
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2694
---------------------------------------   ---- 
End-of-path arrival time (ps)             2694
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__307/I                                      Odrv4                          0              1053   +INF  FALL       1
I__307/O                                      Odrv4                        372              1425   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__310/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__310/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__314/I                                      LocalMux                       0              2168   +INF  FALL       1
I__314/O                                      LocalMux                     309              2477   +INF  FALL       1
I__320/I                                      InMux                          0              2477   +INF  FALL       1
I__320/O                                      InMux                        217              2694   +INF  FALL       1
I__324/I                                      CascadeMux                     0              2694   +INF  FALL       1
I__324/O                                      CascadeMux                     0              2694   +INF  FALL       1
o_rx_dataZ0Z_7_LC_1_8_1/in2                   LogicCell40_SEQ_MODE_1010      0              2694   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/in2
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -323
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2644
---------------------------------------   ---- 
End-of-path arrival time (ps)             2644
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__307/I                                      Odrv4                          0              1003   +INF  FALL       1
I__307/O                                      Odrv4                        372              1375   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__310/I                                      Span4Mux_v                     0              1746   +INF  FALL       1
I__310/O                                      Span4Mux_v                   372              2118   +INF  FALL       1
I__315/I                                      LocalMux                       0              2118   +INF  FALL       1
I__315/O                                      LocalMux                     309              2427   +INF  FALL       1
I__321/I                                      InMux                          0              2427   +INF  FALL       1
I__321/O                                      InMux                        217              2644   +INF  FALL       1
I__325/I                                      CascadeMux                     0              2644   +INF  FALL       1
I__325/O                                      CascadeMux                     0              2644   +INF  FALL       1
o_rx_dataZ0Z_5_LC_1_9_7/in2                   LogicCell40_SEQ_MODE_1010      0              2644   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : o_rx_dataZ0Z_6_LC_1_8_0/in0
Capture Clock    : o_rx_dataZ0Z_6_LC_1_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2694
---------------------------------------   ---- 
End-of-path arrival time (ps)             2694
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__307/I                                      Odrv4                          0              1053   +INF  FALL       1
I__307/O                                      Odrv4                        372              1425   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__309/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__309/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__312/I                                      LocalMux                       0              2168   +INF  FALL       1
I__312/O                                      LocalMux                     309              2477   +INF  FALL       1
I__318/I                                      InMux                          0              2477   +INF  FALL       1
I__318/O                                      InMux                        217              2694   +INF  FALL       1
o_rx_dataZ0Z_6_LC_1_8_0/in0                   LogicCell40_SEQ_MODE_1010      0              2694   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : state_8_LC_1_13_1/in2
Capture Clock    : state_8_LC_1_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -323
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3409
---------------------------------------   ---- 
End-of-path arrival time (ps)             3409
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__307/I                                      Odrv4                          0              1053   +INF  FALL       1
I__307/O                                      Odrv4                        372              1425   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__309/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__309/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__313/I                                      Span4Mux_v                     0              2168   +INF  FALL       1
I__313/O                                      Span4Mux_v                   372              2540   +INF  FALL       1
I__319/I                                      LocalMux                       0              2540   +INF  FALL       1
I__319/O                                      LocalMux                     309              2848   +INF  FALL       1
I__322/I                                      InMux                          0              2848   +INF  FALL       1
I__322/O                                      InMux                        217              3066   +INF  FALL       1
I__326/I                                      CascadeMux                     0              3066   +INF  FALL       1
I__326/O                                      CascadeMux                     0              3066   +INF  FALL       1
state_RNO_0_8_LC_1_13_0/in2                   LogicCell40_SEQ_MODE_0000      0              3066   +INF  FALL       1
state_RNO_0_8_LC_1_13_0/ltout                 LogicCell40_SEQ_MODE_0000    344              3409   +INF  FALL       1
I__241/I                                      CascadeMux                     0              3409   +INF  FALL       1
I__241/O                                      CascadeMux                     0              3409   +INF  FALL       1
state_8_LC_1_13_1/in2                         LogicCell40_SEQ_MODE_1010      0              3409   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/sr
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_5_LC_1_9_7/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_ready_reg2_LC_1_9_6/sr
Capture Clock    : rx_data_ready_reg2_LC_1_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_ready_reg2_LC_1_9_6/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg2_LC_1_9_6/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_ready_reg1_LC_1_9_5/sr
Capture Clock    : rx_data_ready_reg1_LC_1_9_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_ready_reg1_LC_1_9_5/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg1_LC_1_9_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_3_LC_1_9_4/sr
Capture Clock    : o_rx_dataZ0Z_3_LC_1_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_3_LC_1_9_4/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_9_LC_1_9_3/sr
Capture Clock    : state_9_LC_1_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
state_9_LC_1_9_3/sr                           LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : modem_serial_data_rep1_LC_1_9_2/sr
Capture Clock    : modem_serial_data_rep1_LC_1_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
modem_serial_data_rep1_LC_1_9_2/sr            LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : modem_serial_data_fast_LC_1_9_1/sr
Capture Clock    : modem_serial_data_fast_LC_1_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
modem_serial_data_fast_LC_1_9_1/sr            LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : modem_serial_data_LC_1_9_0/sr
Capture Clock    : modem_serial_data_LC_1_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
modem_serial_data_LC_1_9_0/sr                 LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_7_LC_1_10_4/sr
Capture Clock    : state_7_LC_1_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1025/I                                     SRMux                          0              3192   +INF  FALL       1
I__1025/O                                     SRMux                        358              3550   +INF  FALL       1
state_7_LC_1_10_4/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : break_interrupt_LC_2_9_4/sr
Capture Clock    : break_interrupt_LC_2_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1026/I                                     SRMux                          0              3192   +INF  FALL       1
I__1026/O                                     SRMux                        358              3550   +INF  FALL       1
break_interrupt_LC_2_9_4/sr                   LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_7_LC_1_11_5/sr
Capture Clock    : rx_data_7_LC_1_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1027/I                                     SRMux                          0              3192   +INF  FALL       1
I__1027/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_7_LC_1_11_5/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_5_LC_1_11_3/sr
Capture Clock    : rx_data_5_LC_1_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1027/I                                     SRMux                          0              3192   +INF  FALL       1
I__1027/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_5_LC_1_11_3/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_3_LC_1_11_1/sr
Capture Clock    : rx_data_3_LC_1_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1027/I                                     SRMux                          0              3192   +INF  FALL       1
I__1027/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_3_LC_1_11_1/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_start_LC_2_10_7/sr
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1028/I                                     SRMux                          0              3192   +INF  FALL       1
I__1028/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_start_LC_2_10_7/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_0_LC_2_10_5/sr
Capture Clock    : state_0_LC_2_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1028/I                                     SRMux                          0              3192   +INF  FALL       1
I__1028/O                                     SRMux                        358              3550   +INF  FALL       1
state_0_LC_2_10_5/sr                          LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : clear_data_ready_LC_2_10_4/sr
Capture Clock    : clear_data_ready_LC_2_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1028/I                                     SRMux                          0              3192   +INF  FALL       1
I__1028/O                                     SRMux                        358              3550   +INF  FALL       1
clear_data_ready_LC_2_10_4/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_1_LC_2_10_1/sr
Capture Clock    : state_1_LC_2_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1028/I                                     SRMux                          0              3192   +INF  FALL       1
I__1028/O                                     SRMux                        358              3550   +INF  FALL       1
state_1_LC_2_10_1/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_2_LC_1_12_7/sr
Capture Clock    : state_2_LC_1_12_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1029/I                                     SRMux                          0              3192   +INF  FALL       1
I__1029/O                                     SRMux                        358              3550   +INF  FALL       1
state_2_LC_1_12_7/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_3_LC_1_12_0/sr
Capture Clock    : state_3_LC_1_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1029/I                                     SRMux                          0              3192   +INF  FALL       1
I__1029/O                                     SRMux                        358              3550   +INF  FALL       1
state_3_LC_1_12_0/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_10_LC_2_11_6/sr
Capture Clock    : state_10_LC_2_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1030/I                                     SRMux                          0              3192   +INF  FALL       1
I__1030/O                                     SRMux                        358              3550   +INF  FALL       1
state_10_LC_2_11_6/sr                         LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_11_LC_2_11_2/sr
Capture Clock    : state_11_LC_2_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1030/I                                     SRMux                          0              3192   +INF  FALL       1
I__1030/O                                     SRMux                        358              3550   +INF  FALL       1
state_11_LC_2_11_2/sr                         LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_3_LC_4_9_3/sr
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1031/I                                     SRMux                          0              3192   +INF  FALL       1
I__1031/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_3_LC_4_9_3/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_2_LC_4_9_2/sr
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1031/I                                     SRMux                          0              3192   +INF  FALL       1
I__1031/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_2_LC_4_9_2/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_1_LC_4_9_1/sr
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1031/I                                     SRMux                          0              3192   +INF  FALL       1
I__1031/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_1_LC_4_9_1/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_0_LC_4_9_0/sr
Capture Clock    : timeout_counter_0_LC_4_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1031/I                                     SRMux                          0              3192   +INF  FALL       1
I__1031/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_0_LC_4_9_0/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_6_LC_1_13_7/sr
Capture Clock    : state_6_LC_1_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1032/I                                     SRMux                          0              3192   +INF  FALL       1
I__1032/O                                     SRMux                        358              3550   +INF  FALL       1
state_6_LC_1_13_7/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_fast_6_LC_1_13_4/sr
Capture Clock    : state_fast_6_LC_1_13_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1032/I                                     SRMux                          0              3192   +INF  FALL       1
I__1032/O                                     SRMux                        358              3550   +INF  FALL       1
state_fast_6_LC_1_13_4/sr                     LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_8_LC_1_13_1/sr
Capture Clock    : state_8_LC_1_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1032/I                                     SRMux                          0              3192   +INF  FALL       1
I__1032/O                                     SRMux                        358              3550   +INF  FALL       1
state_8_LC_1_13_1/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_6_LC_2_12_6/sr
Capture Clock    : rx_data_6_LC_2_12_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1033/I                                     SRMux                          0              3192   +INF  FALL       1
I__1033/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_6_LC_2_12_6/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_4_LC_2_12_4/sr
Capture Clock    : rx_data_4_LC_2_12_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1033/I                                     SRMux                          0              3192   +INF  FALL       1
I__1033/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_4_LC_2_12_4/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_0_LC_2_12_1/sr
Capture Clock    : rx_data_0_LC_2_12_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1033/I                                     SRMux                          0              3192   +INF  FALL       1
I__1033/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_0_LC_2_12_1/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : clearrxdataready1_LC_4_10_5/sr
Capture Clock    : clearrxdataready1_LC_4_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1034/I                                     SRMux                          0              3192   +INF  FALL       1
I__1034/O                                     SRMux                        358              3550   +INF  FALL       1
clearrxdataready1_LC_4_10_5/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_timeoutZ0_LC_4_10_1/sr
Capture Clock    : o_timeoutZ0_LC_4_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1034/I                                     SRMux                          0              3192   +INF  FALL       1
I__1034/O                                     SRMux                        358              3550   +INF  FALL       1
o_timeoutZ0_LC_4_10_1/sr                      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : clear_line_status_LC_5_9_4/sr
Capture Clock    : clear_line_status_LC_5_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1035/I                                     SRMux                          0              3192   +INF  FALL       1
I__1035/O                                     SRMux                        358              3550   +INF  FALL       1
clear_line_status_LC_5_9_4/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : data_validation_LC_1_14_0/sr
Capture Clock    : data_validation_LC_1_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1036/I                                     SRMux                          0              3192   +INF  FALL       1
I__1036/O                                     SRMux                        358              3550   +INF  FALL       1
data_validation_LC_1_14_0/sr                  LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_2_LC_2_13_6/sr
Capture Clock    : rx_data_2_LC_2_13_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1037/I                                     SRMux                          0              3192   +INF  FALL       1
I__1037/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_2_LC_2_13_6/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_1_LC_2_13_3/sr
Capture Clock    : rx_data_1_LC_2_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1037/I                                     SRMux                          0              3192   +INF  FALL       1
I__1037/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_1_LC_2_13_3/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_5_LC_4_11_1/sr
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1038/I                                     SRMux                          0              3192   +INF  FALL       1
I__1038/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_5_LC_4_11_1/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_4_LC_4_11_0/sr
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1038/I                                     SRMux                          0              3192   +INF  FALL       1
I__1038/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_4_LC_4_11_0/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_begin_LC_5_10_0/sr
Capture Clock    : timeout_counter_begin_LC_5_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1039/I                                     SRMux                          0              3192   +INF  FALL       1
I__1039/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_begin_LC_5_10_0/sr            LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_4_LC_2_14_6/sr
Capture Clock    : state_4_LC_2_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1040/I                                     SRMux                          0              3192   +INF  FALL       1
I__1040/O                                     SRMux                        358              3550   +INF  FALL       1
state_4_LC_2_14_6/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_5_LC_2_14_4/sr
Capture Clock    : state_5_LC_2_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1040/I                                     SRMux                          0              3192   +INF  FALL       1
I__1040/O                                     SRMux                        358              3550   +INF  FALL       1
state_5_LC_2_14_4/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_reg2_fast_LC_2_14_1/sr
Capture Clock    : rx_sampling_clock_reg2_fast_LC_2_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1040/I                                     SRMux                          0              3192   +INF  FALL       1
I__1040/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_reg2_fast_LC_2_14_1/sr      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_8_LC_4_12_2/sr
Capture Clock    : rx_data_8_LC_4_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1041/I                                     SRMux                          0              3192   +INF  FALL       1
I__1041/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_8_LC_4_12_2/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_9_LC_4_12_1/sr
Capture Clock    : rx_data_9_LC_4_12_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1041/I                                     SRMux                          0              3192   +INF  FALL       1
I__1041/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_9_LC_4_12_1/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_clk_reg2_LC_5_11_7/sr
Capture Clock    : rx_clk_reg2_LC_5_11_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1042/I                                     SRMux                          0              3192   +INF  FALL       1
I__1042/O                                     SRMux                        358              3550   +INF  FALL       1
rx_clk_reg2_LC_5_11_7/sr                      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : stick_parity_bit_LC_5_11_5/sr
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1042/I                                     SRMux                          0              3192   +INF  FALL       1
I__1042/O                                     SRMux                        358              3550   +INF  FALL       1
stick_parity_bit_LC_5_11_5/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_reg1_fast_LC_5_11_4/sr
Capture Clock    : rx_sampling_clock_reg1_fast_LC_5_11_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1042/I                                     SRMux                          0              3192   +INF  FALL       1
I__1042/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_reg1_fast_LC_5_11_4/sr      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_clk_reg1_LC_5_11_3/sr
Capture Clock    : rx_clk_reg1_LC_5_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1042/I                                     SRMux                          0              3192   +INF  FALL       1
I__1042/O                                     SRMux                        358              3550   +INF  FALL       1
rx_clk_reg1_LC_5_11_3/sr                      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg1_LC_5_11_3/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_reg2_LC_2_15_5/sr
Capture Clock    : rx_sampling_clock_reg2_LC_2_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1043/I                                     SRMux                          0              3192   +INF  FALL       1
I__1043/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_reg2_LC_2_15_5/sr           LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_reg1_LC_2_15_3/sr
Capture Clock    : rx_sampling_clock_reg1_LC_2_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1043/I                                     SRMux                          0              3192   +INF  FALL       1
I__1043/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_reg1_LC_2_15_3/sr           LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : framing_error_LC_7_10_0/sr
Capture Clock    : framing_error_LC_7_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1045/I                                     SRMux                          0              3192   +INF  FALL       1
I__1045/O                                     SRMux                        358              3550   +INF  FALL       1
framing_error_LC_7_10_0/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_er_LC_4_14_1/sr
Capture Clock    : rx_sampling_clock_er_LC_4_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                             -160
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1046/I                                     SRMux                          0              3192   +INF  FALL       1
I__1046/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_er_LC_4_14_1/sr             LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__844/I                                        ClkMux                         0              2918  RISE       1
I__844/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_clock_er_LC_4_14_1/clk              LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : parity_error_LC_5_13_2/sr
Capture Clock    : parity_error_LC_5_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1047/I                                     SRMux                          0              3192   +INF  FALL       1
I__1047/O                                     SRMux                        358              3550   +INF  FALL       1
parity_error_LC_5_13_2/sr                     LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : check_bit_LC_6_12_3/sr
Capture Clock    : check_bit_LC_6_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                          -160
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1048/I                                     SRMux                          0              3192   +INF  FALL       1
I__1048/O                                     SRMux                        358              3550   +INF  FALL       1
check_bit_LC_6_12_3/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_0_LC_4_13_3/lcout
Path End         : rx_sampling_counter_0_LC_4_13_3/in3
Capture Clock    : rx_sampling_counter_0_LC_4_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4293
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_0_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       4
I__852/I                               LocalMux                       0              3767   1066  FALL       1
I__852/O                               LocalMux                     309              4076   1066  FALL       1
I__854/I                               InMux                          0              4076   1066  FALL       1
I__854/O                               InMux                        217              4293   1066  FALL       1
rx_sampling_counter_0_LC_4_13_3/in3    LogicCell40_SEQ_MODE_1010      0              4293   1066  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_3_LC_4_13_2/lcout
Path End         : rx_sampling_counter_3_LC_4_13_2/in1
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4293
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_3_LC_4_13_2/lcout  LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       3
I__846/I                               LocalMux                       0              3767   1066  FALL       1
I__846/O                               LocalMux                     309              4076   1066  FALL       1
I__849/I                               InMux                          0              4076   1066  FALL       1
I__849/O                               InMux                        217              4293   1066  FALL       1
rx_sampling_counter_3_LC_4_13_2/in1    LogicCell40_SEQ_MODE_1010      0              4293   1066  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_1_LC_4_13_1/lcout
Path End         : rx_sampling_counter_1_LC_4_13_1/in1
Capture Clock    : rx_sampling_counter_1_LC_4_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4293
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_1_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       3
I__859/I                               LocalMux                       0              3767   1066  FALL       1
I__859/O                               LocalMux                     309              4076   1066  FALL       1
I__860/I                               InMux                          0              4076   1066  FALL       1
I__860/O                               InMux                        217              4293   1066  FALL       1
rx_sampling_counter_1_LC_4_13_1/in1    LogicCell40_SEQ_MODE_1010      0              4293   1066  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_2_LC_4_13_0/lcout
Path End         : rx_sampling_counter_2_LC_4_13_0/in3
Capture Clock    : rx_sampling_counter_2_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4293
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_2_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       2
I__865/I                               LocalMux                       0              3767   1066  FALL       1
I__865/O                               LocalMux                     309              4076   1066  FALL       1
I__867/I                               InMux                          0              4076   1066  FALL       1
I__867/O                               InMux                        217              4293   1066  FALL       1
rx_sampling_counter_2_LC_4_13_0/in3    LogicCell40_SEQ_MODE_1010      0              4293   1066  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_3_LC_4_13_2/lcout
Path End         : rx_sampling_clock_er_LC_4_14_1/in3
Capture Clock    : rx_sampling_clock_er_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4293
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_3_LC_4_13_2/lcout  LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       3
I__847/I                               LocalMux                       0              3767   1066  FALL       1
I__847/O                               LocalMux                     309              4076   1066  FALL       1
I__850/I                               InMux                          0              4076   1066  FALL       1
I__850/O                               InMux                        217              4293   1066  FALL       1
rx_sampling_clock_er_LC_4_14_1/in3     LogicCell40_SEQ_MODE_1010      0              4293   1066  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__844/I                                        ClkMux                         0              2918  RISE       1
I__844/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_clock_er_LC_4_14_1/clk              LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_0_LC_4_13_3/lcout
Path End         : rx_sampling_counter_1_LC_4_13_1/in3
Capture Clock    : rx_sampling_counter_1_LC_4_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4293
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_0_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       4
I__852/I                               LocalMux                       0              3767   1066  FALL       1
I__852/O                               LocalMux                     309              4076   1066  FALL       1
I__855/I                               InMux                          0              4076   1066  FALL       1
I__855/O                               InMux                        217              4293   1066  FALL       1
rx_sampling_counter_1_LC_4_13_1/in3    LogicCell40_SEQ_MODE_1010      0              4293   1066  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_0_LC_4_13_3/lcout
Path End         : rx_sampling_counter_2_LC_4_13_0/in0
Capture Clock    : rx_sampling_counter_2_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4293
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_0_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       4
I__852/I                               LocalMux                       0              3767   1066  FALL       1
I__852/O                               LocalMux                     309              4076   1066  FALL       1
I__856/I                               InMux                          0              4076   1066  FALL       1
I__856/O                               InMux                        217              4293   1066  FALL       1
rx_sampling_counter_2_LC_4_13_0/in0    LogicCell40_SEQ_MODE_1010      0              4293   1066  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_1_LC_4_13_1/lcout
Path End         : rx_sampling_counter_2_LC_4_13_0/in2
Capture Clock    : rx_sampling_counter_2_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4293
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_1_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       3
I__859/I                               LocalMux                       0              3767   1066  FALL       1
I__859/O                               LocalMux                     309              4076   1066  FALL       1
I__861/I                               InMux                          0              4076   1066  FALL       1
I__861/O                               InMux                        217              4293   1066  FALL       1
I__863/I                               CascadeMux                     0              4293   1066  FALL       1
I__863/O                               CascadeMux                     0              4293   1066  FALL       1
rx_sampling_counter_2_LC_4_13_0/in2    LogicCell40_SEQ_MODE_1010      0              4293   1066  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_1_LC_4_13_1/lcout
Path End         : rx_sampling_counter_3_LC_4_13_2/in0
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                       526
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          4293
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_1_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       3
I__859/I                               LocalMux                       0              3767   1066  FALL       1
I__859/O                               LocalMux                     309              4076   1066  FALL       1
I__862/I                               InMux                          0              4076   1066  FALL       1
I__862/O                               InMux                        217              4293   1066  FALL       1
rx_sampling_counter_3_LC_4_13_2/in0    LogicCell40_SEQ_MODE_1010      0              4293   1066  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stick_parity_bit_LC_5_11_5/lcout
Path End         : stick_parity_bit_LC_5_11_5/in0
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stick_parity_bit_LC_5_11_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       2
I__933/I                          LocalMux                       0              3001   1066  FALL       1
I__933/O                          LocalMux                     309              3310   1066  FALL       1
I__935/I                          InMux                          0              3310   1066  FALL       1
I__935/O                          InMux                        217              3527   1066  FALL       1
stick_parity_bit_LC_5_11_5/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg1_LC_5_11_3/lcout
Path End         : rx_clk_reg2_LC_5_11_7/in3
Capture Clock    : rx_clk_reg2_LC_5_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg1_LC_5_11_3/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg1_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__974/I                     LocalMux                       0              3001   1066  FALL       1
I__974/O                     LocalMux                     309              3310   1066  FALL       1
I__977/I                     InMux                          0              3310   1066  FALL       1
I__977/O                     InMux                        217              3527   1066  FALL       1
rx_clk_reg2_LC_5_11_7/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear_line_status_LC_5_9_4/lcout
Path End         : clear_line_status_LC_5_9_4/in3
Capture Clock    : clear_line_status_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear_line_status_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__955/I                          LocalMux                       0              3001   1066  FALL       1
I__955/O                          LocalMux                     309              3310   1066  FALL       1
I__958/I                          InMux                          0              3310   1066  FALL       1
I__958/O                          InMux                        217              3527   1066  FALL       1
clear_line_status_LC_5_9_4/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_8_LC_4_12_2/lcout
Path End         : rx_data_8_LC_4_12_2/in1
Capture Clock    : rx_data_8_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_8_LC_4_12_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1282/I                  LocalMux                       0              3001   1066  FALL       1
I__1282/O                  LocalMux                     309              3310   1066  FALL       1
I__1286/I                  InMux                          0              3310   1066  FALL       1
I__1286/O                  InMux                        217              3527   1066  FALL       1
rx_data_8_LC_4_12_2/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_9_LC_4_12_1/lcout
Path End         : rx_data_9_LC_4_12_1/in1
Capture Clock    : rx_data_9_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_9_LC_4_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1256/I                  LocalMux                       0              3001   1066  FALL       1
I__1256/O                  LocalMux                     309              3310   1066  FALL       1
I__1259/I                  InMux                          0              3310   1066  FALL       1
I__1259/O                  InMux                        217              3527   1066  FALL       1
rx_data_9_LC_4_12_1/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_5_LC_4_11_1/in0
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__548/I                           LocalMux                       0              3001   1066  FALL       1
I__548/O                           LocalMux                     309              3310   1066  FALL       1
I__552/I                           InMux                          0              3310   1066  FALL       1
I__552/O                           InMux                        217              3527   1066  FALL       1
timeout_counter_5_LC_4_11_1/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_3_LC_4_9_3/lcout
Path End         : timeout_counter_3_LC_4_9_3/in2
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_3_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__575/I                          LocalMux                       0              3001   1066  FALL       1
I__575/O                          LocalMux                     309              3310   1066  FALL       1
I__578/I                          InMux                          0              3310   1066  FALL       1
I__578/O                          InMux                        217              3527   1066  FALL       1
I__580/I                          CascadeMux                     0              3527   1066  FALL       1
I__580/O                          CascadeMux                     0              3527   1066  FALL       1
timeout_counter_3_LC_4_9_3/in2    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_2_LC_4_9_2/lcout
Path End         : timeout_counter_2_LC_4_9_2/in1
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_2_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__582/I                          LocalMux                       0              3001   1066  FALL       1
I__582/O                          LocalMux                     309              3310   1066  FALL       1
I__585/I                          InMux                          0              3310   1066  FALL       1
I__585/O                          InMux                        217              3527   1066  FALL       1
timeout_counter_2_LC_4_9_2/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_1_LC_4_9_1/lcout
Path End         : timeout_counter_1_LC_4_9_1/in1
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__589/I                          LocalMux                       0              3001   1066  FALL       1
I__589/O                          LocalMux                     309              3310   1066  FALL       1
I__591/I                          InMux                          0              3310   1066  FALL       1
I__591/O                          InMux                        217              3527   1066  FALL       1
timeout_counter_1_LC_4_9_1/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : timeout_counter_0_LC_4_9_0/in1
Capture Clock    : timeout_counter_0_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__594/I                          LocalMux                       0              3001   1066  FALL       1
I__594/O                          LocalMux                     309              3310   1066  FALL       1
I__596/I                          InMux                          0              3310   1066  FALL       1
I__596/O                          InMux                        217              3527   1066  FALL       1
timeout_counter_0_LC_4_9_0/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_4_LC_2_14_6/in1
Capture Clock    : state_4_LC_2_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      11
I__636/I                                LocalMux                       0              3001   1066  FALL       1
I__636/O                                LocalMux                     309              3310   1066  FALL       1
I__643/I                                InMux                          0              3310   1066  FALL       1
I__643/O                                InMux                        217              3527   1066  FALL       1
state_4_LC_2_14_6/in1                   LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_4_LC_2_14_6/in2
Capture Clock    : state_4_LC_2_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__708/I                                LocalMux                       0              3001   1066  FALL       1
I__708/O                                LocalMux                     309              3310   1066  FALL       1
I__716/I                                InMux                          0              3310   1066  FALL       1
I__716/O                                InMux                        217              3527   1066  FALL       1
I__727/I                                CascadeMux                     0              3527   1066  FALL       1
I__727/O                                CascadeMux                     0              3527   1066  FALL       1
state_4_LC_2_14_6/in2                   LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_2_14_6/lcout
Path End         : state_5_LC_2_14_4/in2
Capture Clock    : state_5_LC_2_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       6
I__405/I                 LocalMux                       0              3001   1066  FALL       1
I__405/O                 LocalMux                     309              3310   1066  FALL       1
I__410/I                 InMux                          0              3310   1066  FALL       1
I__410/O                 InMux                        217              3527   1066  FALL       1
I__414/I                 CascadeMux                     0              3527   1066  FALL       1
I__414/O                 CascadeMux                     0              3527   1066  FALL       1
state_5_LC_2_14_4/in2    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : state_5_LC_2_14_4/in1
Capture Clock    : state_5_LC_2_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       7
I__419/I                 LocalMux                       0              3001   1066  FALL       1
I__419/O                 LocalMux                     309              3310   1066  FALL       1
I__425/I                 InMux                          0              3310   1066  FALL       1
I__425/O                 InMux                        217              3527   1066  FALL       1
state_5_LC_2_14_4/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_2_LC_2_13_6/lcout
Path End         : rx_data_2_LC_2_13_6/in0
Capture Clock    : rx_data_2_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_2_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__887/I                   LocalMux                       0              3001   1066  FALL       1
I__887/O                   LocalMux                     309              3310   1066  FALL       1
I__891/I                   InMux                          0              3310   1066  FALL       1
I__891/O                   InMux                        217              3527   1066  FALL       1
rx_data_2_LC_2_13_6/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_6_LC_2_12_6/lcout
Path End         : rx_data_6_LC_2_12_6/in0
Capture Clock    : rx_data_6_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_6_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1170/I                  LocalMux                       0              3001   1066  FALL       1
I__1170/O                  LocalMux                     309              3310   1066  FALL       1
I__1173/I                  InMux                          0              3310   1066  FALL       1
I__1173/O                  InMux                        217              3527   1066  FALL       1
rx_data_6_LC_2_12_6/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_0_LC_2_12_1/lcout
Path End         : rx_data_0_LC_2_12_1/in1
Capture Clock    : rx_data_0_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_0_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       2
I__383/I                   LocalMux                       0              3001   1066  FALL       1
I__383/O                   LocalMux                     309              3310   1066  FALL       1
I__385/I                   InMux                          0              3310   1066  FALL       1
I__385/O                   InMux                        217              3527   1066  FALL       1
rx_data_0_LC_2_12_1/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : state_10_LC_2_11_6/in3
Capture Clock    : state_10_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__984/I                  LocalMux                       0              3001   1066  FALL       1
I__984/O                  LocalMux                     309              3310   1066  FALL       1
I__991/I                  InMux                          0              3310   1066  FALL       1
I__991/O                  InMux                        217              3527   1066  FALL       1
state_10_LC_2_11_6/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : state_0_LC_2_10_5/in3
Capture Clock    : state_0_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__1144/I                 LocalMux                       0              3001   1066  FALL       1
I__1144/O                 LocalMux                     309              3310   1066  FALL       1
I__1155/I                 InMux                          0              3310   1066  FALL       1
I__1155/O                 InMux                        217              3527   1066  FALL       1
state_0_LC_2_10_5/in3     LogicCell40_SEQ_MODE_1011      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_start_LC_2_10_7/lcout
Path End         : rx_sampling_start_LC_2_10_7/in1
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_start_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       2
I__607/I                           LocalMux                       0              3001   1066  FALL       1
I__607/O                           LocalMux                     309              3310   1066  FALL       1
I__609/I                           InMux                          0              3310   1066  FALL       1
I__609/O                           InMux                        217              3527   1066  FALL       1
rx_sampling_start_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_0_LC_2_10_5/lcout
Path End         : rx_sampling_start_LC_2_10_7/in0
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_0_LC_2_10_5/lcout          LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL       6
I__816/I                         LocalMux                       0              3001   1066  FALL       1
I__816/O                         LocalMux                     309              3310   1066  FALL       1
I__821/I                         InMux                          0              3310   1066  FALL       1
I__821/O                         InMux                        217              3527   1066  FALL       1
rx_sampling_start_LC_2_10_7/in0  LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear_data_ready_LC_2_10_4/lcout
Path End         : clear_data_ready_LC_2_10_4/in3
Capture Clock    : clear_data_ready_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear_data_ready_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__346/I                          LocalMux                       0              3001   1066  FALL       1
I__346/O                          LocalMux                     309              3310   1066  FALL       1
I__349/I                          InMux                          0              3310   1066  FALL       1
I__349/O                          InMux                        217              3527   1066  FALL       1
clear_data_ready_LC_2_10_4/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_2_10_1/lcout
Path End         : rx_sampling_start_LC_2_10_7/in2
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_2_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__1083/I                        LocalMux                       0              3001   1066  FALL       1
I__1083/O                        LocalMux                     309              3310   1066  FALL       1
I__1091/I                        InMux                          0              3310   1066  FALL       1
I__1091/O                        InMux                        217              3527   1066  FALL       1
I__1097/I                        CascadeMux                     0              3527   1066  FALL       1
I__1097/O                        CascadeMux                     0              3527   1066  FALL       1
rx_sampling_start_LC_2_10_7/in2  LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_1_13_7/lcout
Path End         : state_6_LC_1_13_7/in1
Capture Clock    : state_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__270/I                 LocalMux                       0              3001   1066  FALL       1
I__270/O                 LocalMux                     309              3310   1066  FALL       1
I__273/I                 InMux                          0              3310   1066  FALL       1
I__273/O                 InMux                        217              3527   1066  FALL       1
state_6_LC_1_13_7/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_fast_6_LC_1_13_4/lcout
Path End         : state_fast_6_LC_1_13_4/in1
Capture Clock    : state_fast_6_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_fast_6_LC_1_13_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__280/I                      LocalMux                       0              3001   1066  FALL       1
I__280/O                      LocalMux                     309              3310   1066  FALL       1
I__285/I                      InMux                          0              3310   1066  FALL       1
I__285/O                      InMux                        217              3527   1066  FALL       1
state_fast_6_LC_1_13_4/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_8_LC_1_13_1/lcout
Path End         : state_8_LC_1_13_1/in3
Capture Clock    : state_8_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_8_LC_1_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       8
I__288/I                 LocalMux                       0              3001   1066  FALL       1
I__288/O                 LocalMux                     309              3310   1066  FALL       1
I__295/I                 InMux                          0              3310   1066  FALL       1
I__295/O                 InMux                        217              3527   1066  FALL       1
state_8_LC_1_13_1/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_1_12_7/lcout
Path End         : state_3_LC_1_12_0/in0
Capture Clock    : state_3_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       6
I__698/I                 LocalMux                       0              3001   1066  FALL       1
I__698/O                 LocalMux                     309              3310   1066  FALL       1
I__703/I                 InMux                          0              3310   1066  FALL       1
I__703/O                 InMux                        217              3527   1066  FALL       1
state_3_LC_1_12_0/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_7_LC_1_11_5/lcout
Path End         : rx_data_7_LC_1_11_5/in1
Capture Clock    : rx_data_7_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_7_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1269/I                  LocalMux                       0              3001   1066  FALL       1
I__1269/O                  LocalMux                     309              3310   1066  FALL       1
I__1272/I                  InMux                          0              3310   1066  FALL       1
I__1272/O                  InMux                        217              3527   1066  FALL       1
rx_data_7_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : state_7_LC_1_10_4/in0
Capture Clock    : state_7_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       7
I__743/I                 LocalMux                       0              3001   1066  FALL       1
I__743/O                 LocalMux                     309              3310   1066  FALL       1
I__750/I                 InMux                          0              3310   1066  FALL       1
I__750/O                 InMux                        217              3527   1066  FALL       1
state_7_LC_1_10_4/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_ready_reg1_LC_1_9_5/lcout
Path End         : rx_data_ready_reg2_LC_1_9_6/in3
Capture Clock    : rx_data_ready_reg2_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg1_LC_1_9_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_ready_reg1_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       2
I__785/I                           LocalMux                       0              3001   1066  FALL       1
I__785/O                           LocalMux                     309              3310   1066  FALL       1
I__787/I                           InMux                          0              3310   1066  FALL       1
I__787/O                           InMux                        217              3527   1066  FALL       1
rx_data_ready_reg2_LC_1_9_6/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg2_LC_1_9_6/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_9_LC_1_9_3/lcout
Path End         : state_9_LC_1_9_3/in0
Capture Clock    : state_9_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_9_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__482/I                LocalMux                       0              3001   1066  FALL       1
I__482/O                LocalMux                     309              3310   1066  FALL       1
I__488/I                InMux                          0              3310   1066  FALL       1
I__488/O                InMux                        217              3527   1066  FALL       1
state_9_LC_1_9_3/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_sampling_start_LC_2_10_7/in3
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1112/I                         InMux                          0              3310   1066  FALL       1
I__1112/O                         InMux                        217              3527   1066  FALL       1
rx_sampling_start_LC_2_10_7/in3   LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_2_14_6/lcout
Path End         : state_4_LC_2_14_6/in3
Capture Clock    : state_4_LC_2_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       6
I__406/I                 LocalMux                       0              3001   1066  FALL       1
I__406/O                 LocalMux                     309              3310   1066  FALL       1
I__411/I                 InMux                          0              3310   1066  FALL       1
I__411/O                 InMux                        217              3527   1066  FALL       1
state_4_LC_2_14_6/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_4_LC_4_11_0/in1
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__548/I                           LocalMux                       0              3001   1066  FALL       1
I__548/O                           LocalMux                     309              3310   1066  FALL       1
I__553/I                           InMux                          0              3310   1066  FALL       1
I__553/O                           InMux                        217              3527   1066  FALL       1
timeout_counter_4_LC_4_11_0/in1    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_1_LC_4_9_1/lcout
Path End         : o_timeoutZ0_LC_4_10_1/in0
Capture Clock    : o_timeoutZ0_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__590/I                          LocalMux                       0              3001   1066  FALL       1
I__590/O                          LocalMux                     309              3310   1066  FALL       1
I__593/I                          InMux                          0              3310   1066  FALL       1
I__593/O                          InMux                        217              3527   1066  FALL       1
o_timeoutZ0_LC_4_10_1/in0         LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : o_timeoutZ0_LC_4_10_1/in1
Capture Clock    : o_timeoutZ0_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__595/I                          LocalMux                       0              3001   1066  FALL       1
I__595/O                          LocalMux                     309              3310   1066  FALL       1
I__598/I                          InMux                          0              3310   1066  FALL       1
I__598/O                          InMux                        217              3527   1066  FALL       1
o_timeoutZ0_LC_4_10_1/in1         LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_5_LC_2_14_4/in3
Capture Clock    : state_5_LC_2_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      11
I__636/I                                LocalMux                       0              3001   1066  FALL       1
I__636/O                                LocalMux                     309              3310   1066  FALL       1
I__644/I                                InMux                          0              3310   1066  FALL       1
I__644/O                                InMux                        217              3527   1066  FALL       1
state_5_LC_2_14_4/in3                   LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_1_12_7/lcout
Path End         : state_2_LC_1_12_7/in3
Capture Clock    : state_2_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       6
I__698/I                 LocalMux                       0              3001   1066  FALL       1
I__698/O                 LocalMux                     309              3310   1066  FALL       1
I__704/I                 InMux                          0              3310   1066  FALL       1
I__704/O                 InMux                        217              3527   1066  FALL       1
state_2_LC_1_12_7/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : rx_sampling_clock_reg2_LC_2_15_5/in3
Capture Clock    : rx_sampling_clock_reg2_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__711/I                                LocalMux                       0              3001   1066  FALL       1
I__711/O                                LocalMux                     309              3310   1066  FALL       1
I__723/I                                InMux                          0              3310   1066  FALL       1
I__723/O                                InMux                        217              3527   1066  FALL       1
rx_sampling_clock_reg2_LC_2_15_5/in3    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_5_LC_2_14_4/in0
Capture Clock    : state_5_LC_2_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__708/I                                LocalMux                       0              3001   1066  FALL       1
I__708/O                                LocalMux                     309              3310   1066  FALL       1
I__717/I                                InMux                          0              3310   1066  FALL       1
I__717/O                                InMux                        217              3527   1066  FALL       1
state_5_LC_2_14_4/in0                   LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : rx_sampling_clock_reg2_fast_LC_2_14_1/in3
Capture Clock    : rx_sampling_clock_reg2_fast_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout     LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__708/I                                   LocalMux                       0              3001   1066  FALL       1
I__708/O                                   LocalMux                     309              3310   1066  FALL       1
I__718/I                                   InMux                          0              3310   1066  FALL       1
I__718/O                                   InMux                        217              3527   1066  FALL       1
rx_sampling_clock_reg2_fast_LC_2_14_1/in3  LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_0_LC_2_10_5/lcout
Path End         : state_1_LC_2_10_1/in0
Capture Clock    : state_1_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL       6
I__816/I                 LocalMux                       0              3001   1066  FALL       1
I__816/O                 LocalMux                     309              3310   1066  FALL       1
I__822/I                 InMux                          0              3310   1066  FALL       1
I__822/O                 InMux                        217              3527   1066  FALL       1
state_1_LC_2_10_1/in0    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_2_10_1/lcout
Path End         : state_1_LC_2_10_1/in2
Capture Clock    : state_1_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__1083/I                LocalMux                       0              3001   1066  FALL       1
I__1083/O                LocalMux                     309              3310   1066  FALL       1
I__1092/I                InMux                          0              3310   1066  FALL       1
I__1092/O                InMux                        217              3527   1066  FALL       1
I__1098/I                CascadeMux                     0              3527   1066  FALL       1
I__1098/O                CascadeMux                     0              3527   1066  FALL       1
state_1_LC_2_10_1/in2    LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : state_1_LC_2_10_1/in1
Capture Clock    : state_1_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3527
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1113/I                         InMux                          0              3310   1066  FALL       1
I__1113/O                         InMux                        217              3527   1066  FALL       1
state_1_LC_2_10_1/in1             LogicCell40_SEQ_MODE_1010      0              3527   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_2_LC_4_9_2/lcout
Path End         : o_timeoutZ0_LC_4_10_1/in2
Capture Clock    : o_timeoutZ0_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    793
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3794
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_2_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__584/I                          LocalMux                       0              3001   1333  FALL       1
I__584/O                          LocalMux                     309              3310   1333  FALL       1
I__587/I                          InMux                          0              3310   1333  FALL       1
I__587/O                          InMux                        217              3527   1333  FALL       1
o_timeout_RNO_0_LC_4_10_0/in3     LogicCell40_SEQ_MODE_0000      0              3527   1333  FALL       1
o_timeout_RNO_0_LC_4_10_0/ltout   LogicCell40_SEQ_MODE_0000    267              3794   1333  RISE       1
I__605/I                          CascadeMux                     0              3794   1333  RISE       1
I__605/O                          CascadeMux                     0              3794   1333  RISE       1
o_timeoutZ0_LC_4_10_1/in2         LogicCell40_SEQ_MODE_1010      0              3794   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_4_LC_2_12_4/lcout
Path End         : rx_data_4_LC_2_12_4/in2
Capture Clock    : rx_data_4_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    835
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_4_LC_2_12_4/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1375  FALL       4
I__911/I                         LocalMux                       0              3001   1375  FALL       1
I__911/O                         LocalMux                     309              3310   1375  FALL       1
I__915/I                         InMux                          0              3310   1375  FALL       1
I__915/O                         InMux                        217              3527   1375  FALL       1
I__919/I                         CascadeMux                     0              3527   1375  FALL       1
I__919/O                         CascadeMux                     0              3527   1375  FALL       1
rx_data_RNO_0_4_LC_2_12_3/in2    LogicCell40_SEQ_MODE_0000      0              3527   1375  FALL       1
rx_data_RNO_0_4_LC_2_12_3/ltout  LogicCell40_SEQ_MODE_0000    309              3836   1375  RISE       1
I__366/I                         CascadeMux                     0              3836   1375  RISE       1
I__366/O                         CascadeMux                     0              3836   1375  RISE       1
rx_data_4_LC_2_12_4/in2          LogicCell40_SEQ_MODE_1010      0              3836   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_3_LC_1_11_1/lcout
Path End         : rx_data_3_LC_1_11_1/in2
Capture Clock    : rx_data_3_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    835
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_3_LC_1_11_1/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1375  FALL       4
I__921/I                         LocalMux                       0              3001   1375  FALL       1
I__921/O                         LocalMux                     309              3310   1375  FALL       1
I__925/I                         InMux                          0              3310   1375  FALL       1
I__925/O                         InMux                        217              3527   1375  FALL       1
I__929/I                         CascadeMux                     0              3527   1375  FALL       1
I__929/O                         CascadeMux                     0              3527   1375  FALL       1
rx_data_RNO_0_3_LC_1_11_0/in2    LogicCell40_SEQ_MODE_0000      0              3527   1375  FALL       1
rx_data_RNO_0_3_LC_1_11_0/ltout  LogicCell40_SEQ_MODE_0000    309              3836   1375  RISE       1
I__236/I                         CascadeMux                     0              3836   1375  RISE       1
I__236/O                         CascadeMux                     0              3836   1375  RISE       1
rx_data_3_LC_1_11_1/in2          LogicCell40_SEQ_MODE_1010      0              3836   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_1_LC_2_13_3/lcout
Path End         : rx_data_1_LC_2_13_3/in2
Capture Clock    : rx_data_1_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    849
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_1_LC_2_13_3/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       4
I__1245/I                        LocalMux                       0              3001   1389  FALL       1
I__1245/O                        LocalMux                     309              3310   1389  FALL       1
I__1249/I                        InMux                          0              3310   1389  FALL       1
I__1249/O                        InMux                        217              3527   1389  FALL       1
rx_data_RNO_1_1_LC_2_13_2/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
rx_data_RNO_1_1_LC_2_13_2/ltout  LogicCell40_SEQ_MODE_0000    323              3850   1389  RISE       1
I__359/I                         CascadeMux                     0              3850   1389  RISE       1
I__359/O                         CascadeMux                     0              3850   1389  RISE       1
rx_data_1_LC_2_13_3/in2          LogicCell40_SEQ_MODE_1010      0              3850   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_5_LC_1_11_3/lcout
Path End         : rx_data_5_LC_1_11_3/in2
Capture Clock    : rx_data_5_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    849
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_5_LC_1_11_3/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       4
I__898/I                         LocalMux                       0              3001   1389  FALL       1
I__898/O                         LocalMux                     309              3310   1389  FALL       1
I__902/I                         InMux                          0              3310   1389  FALL       1
I__902/O                         InMux                        217              3527   1389  FALL       1
rx_data_RNO_0_5_LC_1_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
rx_data_RNO_0_5_LC_1_11_2/ltout  LogicCell40_SEQ_MODE_0000    323              3850   1389  RISE       1
I__233/I                         CascadeMux                     0              3850   1389  RISE       1
I__233/O                         CascadeMux                     0              3850   1389  RISE       1
rx_data_5_LC_1_11_3/in2          LogicCell40_SEQ_MODE_1010      0              3850   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : state_11_LC_2_11_2/in2
Capture Clock    : state_11_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    849
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__1140/I                       LocalMux                       0              3001   1389  FALL       1
I__1140/O                       LocalMux                     309              3310   1389  FALL       1
I__1150/I                       InMux                          0              3310   1389  FALL       1
I__1150/O                       InMux                        217              3527   1389  FALL       1
state_RNO_0_11_LC_2_11_1/in1    LogicCell40_SEQ_MODE_0000      0              3527   1389  FALL       1
state_RNO_0_11_LC_2_11_1/ltout  LogicCell40_SEQ_MODE_0000    323              3850   1389  RISE       1
I__351/I                        CascadeMux                     0              3850   1389  RISE       1
I__351/O                        CascadeMux                     0              3850   1389  RISE       1
state_11_LC_2_11_2/in2          LogicCell40_SEQ_MODE_1010      0              3850   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_6_LC_2_12_6/in2
Capture Clock    : rx_data_6_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    891
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3892
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__980/I                           LocalMux                       0              3001   1431  FALL       1
I__980/O                           LocalMux                     309              3310   1431  FALL       1
I__986/I                           InMux                          0              3310   1431  FALL       1
I__986/O                           InMux                        217              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/ltout  LogicCell40_SEQ_MODE_0000    365              3892   1431  RISE       1
I__363/I                           CascadeMux                     0              3892   1431  RISE       1
I__363/O                           CascadeMux                     0              3892   1431  RISE       1
rx_data_6_LC_2_12_6/in2            LogicCell40_SEQ_MODE_1010      0              3892   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_1_12_0/lcout
Path End         : state_4_LC_2_14_6/in0
Capture Clock    : state_4_LC_2_14_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1438  FALL       6
I__390/I                 Odrv4                          0              3001   1438  FALL       1
I__390/O                 Odrv4                        372              3373   1438  FALL       1
I__393/I                 LocalMux                       0              3373   1438  FALL       1
I__393/O                 LocalMux                     309              3682   1438  FALL       1
I__398/I                 InMux                          0              3682   1438  FALL       1
I__398/O                 InMux                        217              3899   1438  FALL       1
state_4_LC_2_14_6/in0    LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_1_12_0/lcout
Path End         : state_3_LC_1_12_0/in2
Capture Clock    : state_3_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1438  FALL       6
I__390/I                 Odrv4                          0              3001   1438  FALL       1
I__390/O                 Odrv4                        372              3373   1438  FALL       1
I__394/I                 LocalMux                       0              3373   1438  FALL       1
I__394/O                 LocalMux                     309              3682   1438  FALL       1
I__400/I                 InMux                          0              3682   1438  FALL       1
I__400/O                 InMux                        217              3899   1438  FALL       1
I__401/I                 CascadeMux                     0              3899   1438  FALL       1
I__401/O                 CascadeMux                     0              3899   1438  FALL       1
state_3_LC_1_12_0/in2    LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : state_6_LC_1_13_7/in0
Capture Clock    : state_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       7
I__417/I                 Odrv4                          0              3001   1438  FALL       1
I__417/O                 Odrv4                        372              3373   1438  FALL       1
I__422/I                 LocalMux                       0              3373   1438  FALL       1
I__422/O                 LocalMux                     309              3682   1438  FALL       1
I__428/I                 InMux                          0              3682   1438  FALL       1
I__428/O                 InMux                        217              3899   1438  FALL       1
state_6_LC_1_13_7/in0    LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_6_LC_1_13_7/in3
Capture Clock    : state_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      11
I__637/I                                Odrv4                          0              3001   1438  FALL       1
I__637/O                                Odrv4                        372              3373   1438  FALL       1
I__646/I                                LocalMux                       0              3373   1438  FALL       1
I__646/O                                LocalMux                     309              3682   1438  FALL       1
I__653/I                                InMux                          0              3682   1438  FALL       1
I__653/O                                InMux                        217              3899   1438  FALL       1
state_6_LC_1_13_7/in3                   LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_fast_6_LC_1_13_4/in0
Capture Clock    : state_fast_6_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      11
I__637/I                                Odrv4                          0              3001   1438  FALL       1
I__637/O                                Odrv4                        372              3373   1438  FALL       1
I__646/I                                LocalMux                       0              3373   1438  FALL       1
I__646/O                                LocalMux                     309              3682   1438  FALL       1
I__654/I                                InMux                          0              3682   1438  FALL       1
I__654/O                                InMux                        217              3899   1438  FALL       1
state_fast_6_LC_1_13_4/in0              LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_6_LC_1_13_7/in2
Capture Clock    : state_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__710/I                                Odrv4                          0              3001   1438  FALL       1
I__710/O                                Odrv4                        372              3373   1438  FALL       1
I__721/I                                LocalMux                       0              3373   1438  FALL       1
I__721/O                                LocalMux                     309              3682   1438  FALL       1
I__729/I                                InMux                          0              3682   1438  FALL       1
I__729/O                                InMux                        217              3899   1438  FALL       1
I__734/I                                CascadeMux                     0              3899   1438  FALL       1
I__734/O                                CascadeMux                     0              3899   1438  FALL       1
state_6_LC_1_13_7/in2                   LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_fast_6_LC_1_13_4/in3
Capture Clock    : state_fast_6_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__710/I                                Odrv4                          0              3001   1438  FALL       1
I__710/O                                Odrv4                        372              3373   1438  FALL       1
I__721/I                                LocalMux                       0              3373   1438  FALL       1
I__721/O                                LocalMux                     309              3682   1438  FALL       1
I__730/I                                InMux                          0              3682   1438  FALL       1
I__730/O                                InMux                        217              3899   1438  FALL       1
state_fast_6_LC_1_13_4/in3              LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : state_8_LC_1_13_1/in0
Capture Clock    : state_8_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       7
I__741/I                 Odrv4                          0              3001   1438  FALL       1
I__741/O                 Odrv4                        372              3373   1438  FALL       1
I__747/I                 LocalMux                       0              3373   1438  FALL       1
I__747/O                 LocalMux                     309              3682   1438  FALL       1
I__754/I                 InMux                          0              3682   1438  FALL       1
I__754/O                 InMux                        217              3899   1438  FALL       1
state_8_LC_1_13_1/in0    LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_0_LC_2_10_5/lcout
Path End         : timeout_counter_begin_LC_5_10_0/in3
Capture Clock    : timeout_counter_begin_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_0_LC_2_10_5/lcout              LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL       6
I__817/I                             Odrv4                          0              3001   1438  FALL       1
I__817/O                             Odrv4                        372              3373   1438  FALL       1
I__823/I                             LocalMux                       0              3373   1438  FALL       1
I__823/O                             LocalMux                     309              3682   1438  FALL       1
I__825/I                             InMux                          0              3682   1438  FALL       1
I__825/O                             InMux                        217              3899   1438  FALL       1
timeout_counter_begin_LC_5_10_0/in3  LogicCell40_SEQ_MODE_1011      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_5_LC_1_11_3/lcout
Path End         : o_rx_dataZ0Z_4_LC_1_8_7/in0
Capture Clock    : o_rx_dataZ0Z_4_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_5_LC_1_11_3/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1389  FALL       4
I__897/I                     Odrv4                          0              3001   1438  FALL       1
I__897/O                     Odrv4                        372              3373   1438  FALL       1
I__901/I                     LocalMux                       0              3373   1438  FALL       1
I__901/O                     LocalMux                     309              3682   1438  FALL       1
I__905/I                     InMux                          0              3682   1438  FALL       1
I__905/O                     InMux                        217              3899   1438  FALL       1
o_rx_dataZ0Z_4_LC_1_8_7/in0  LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_4_LC_2_12_4/lcout
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/in3
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_4_LC_2_12_4/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1375  FALL       4
I__909/I                     Odrv4                          0              3001   1438  FALL       1
I__909/O                     Odrv4                        372              3373   1438  FALL       1
I__913/I                     LocalMux                       0              3373   1438  FALL       1
I__913/O                     LocalMux                     309              3682   1438  FALL       1
I__917/I                     InMux                          0              3682   1438  FALL       1
I__917/O                     InMux                        217              3899   1438  FALL       1
o_rx_dataZ0Z_5_LC_1_9_7/in3  LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_3_LC_1_11_1/lcout
Path End         : o_rx_dataZ0Z_6_LC_1_8_0/in3
Capture Clock    : o_rx_dataZ0Z_6_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_3_LC_1_11_1/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1375  FALL       4
I__922/I                     Odrv4                          0              3001   1438  FALL       1
I__922/O                     Odrv4                        372              3373   1438  FALL       1
I__926/I                     LocalMux                       0              3373   1438  FALL       1
I__926/O                     LocalMux                     309              3682   1438  FALL       1
I__930/I                     InMux                          0              3682   1438  FALL       1
I__930/O                     InMux                        217              3899   1438  FALL       1
o_rx_dataZ0Z_6_LC_1_8_0/in3  LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : data_validation_LC_1_14_0/in0
Capture Clock    : data_validation_LC_1_14_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout       LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__1142/I                      Odrv4                          0              3001   1438  FALL       1
I__1142/O                      Odrv4                        372              3373   1438  FALL       1
I__1153/I                      LocalMux                       0              3373   1438  FALL       1
I__1153/O                      LocalMux                     309              3682   1438  FALL       1
I__1162/I                      InMux                          0              3682   1438  FALL       1
I__1162/O                      InMux                        217              3899   1438  FALL       1
data_validation_LC_1_14_0/in0  LogicCell40_SEQ_MODE_1010      0              3899   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_2_LC_4_9_2/lcout
Path End         : timeout_counter_3_LC_4_9_3/in3
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    989
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_2_LC_4_9_2/lcout     LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__582/I                             LocalMux                       0              3001   1066  FALL       1
I__582/O                             LocalMux                     309              3310   1066  FALL       1
I__585/I                             InMux                          0              3310   1066  FALL       1
I__585/O                             InMux                        217              3527   1066  FALL       1
timeout_counter_2_LC_4_9_2/in1       LogicCell40_SEQ_MODE_1010      0              3527   1529  FALL       1
timeout_counter_2_LC_4_9_2/carryout  LogicCell40_SEQ_MODE_1010    245              3773   1529  FALL       2
I__515/I                             InMux                          0              3773   1529  FALL       1
I__515/O                             InMux                        217              3990   1529  FALL       1
timeout_counter_3_LC_4_9_3/in3       LogicCell40_SEQ_MODE_1010      0              3990   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_1_LC_4_9_1/lcout
Path End         : timeout_counter_2_LC_4_9_2/in3
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    989
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_1_LC_4_9_1/lcout     LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__589/I                             LocalMux                       0              3001   1066  FALL       1
I__589/O                             LocalMux                     309              3310   1066  FALL       1
I__591/I                             InMux                          0              3310   1066  FALL       1
I__591/O                             InMux                        217              3527   1066  FALL       1
timeout_counter_1_LC_4_9_1/in1       LogicCell40_SEQ_MODE_1010      0              3527   1529  FALL       1
timeout_counter_1_LC_4_9_1/carryout  LogicCell40_SEQ_MODE_1010    245              3773   1529  FALL       2
I__516/I                             InMux                          0              3773   1529  FALL       1
I__516/O                             InMux                        217              3990   1529  FALL       1
timeout_counter_2_LC_4_9_2/in3       LogicCell40_SEQ_MODE_1010      0              3990   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_0_LC_4_9_0/lcout
Path End         : timeout_counter_1_LC_4_9_1/in3
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                    989
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_0_LC_4_9_0/lcout     LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__594/I                             LocalMux                       0              3001   1066  FALL       1
I__594/O                             LocalMux                     309              3310   1066  FALL       1
I__596/I                             InMux                          0              3310   1066  FALL       1
I__596/O                             InMux                        217              3527   1066  FALL       1
timeout_counter_0_LC_4_9_0/in1       LogicCell40_SEQ_MODE_1010      0              3527   1529  FALL       1
timeout_counter_0_LC_4_9_0/carryout  LogicCell40_SEQ_MODE_1010    245              3773   1529  FALL       2
I__517/I                             InMux                          0              3773   1529  FALL       1
I__517/O                             InMux                        217              3990   1529  FALL       1
timeout_counter_1_LC_4_9_1/in3       LogicCell40_SEQ_MODE_1010      0              3990   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_6_LC_1_13_7/lcout
Path End         : state_7_LC_1_10_4/in2
Capture Clock    : state_7_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_6_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__269/I                 Odrv12                         0              3001   1606  FALL       1
I__269/O                 Odrv12                       540              3541   1606  FALL       1
I__271/I                 LocalMux                       0              3541   1606  FALL       1
I__271/O                 LocalMux                     309              3850   1606  FALL       1
I__275/I                 InMux                          0              3850   1606  FALL       1
I__275/O                 InMux                        217              4067   1606  FALL       1
I__277/I                 CascadeMux                     0              4067   1606  FALL       1
I__277/O                 CascadeMux                     0              4067   1606  FALL       1
state_7_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1010      0              4067   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_8_LC_1_13_1/lcout
Path End         : state_9_LC_1_9_3/in1
Capture Clock    : state_9_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_8_LC_1_13_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       8
I__290/I                 Odrv12                         0              3001   1606  FALL       1
I__290/O                 Odrv12                       540              3541   1606  FALL       1
I__298/I                 LocalMux                       0              3541   1606  FALL       1
I__298/O                 LocalMux                     309              3850   1606  FALL       1
I__304/I                 InMux                          0              3850   1606  FALL       1
I__304/O                 InMux                        217              4067   1606  FALL       1
state_9_LC_1_9_3/in1     LogicCell40_SEQ_MODE_1010      0              4067   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_0_LC_2_10_5/in1
Capture Clock    : state_0_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__707/I                                Odrv12                         0              3001   1606  FALL       1
I__707/O                                Odrv12                       540              3541   1606  FALL       1
I__713/I                                LocalMux                       0              3541   1606  FALL       1
I__713/O                                LocalMux                     309              3850   1606  FALL       1
I__725/I                                InMux                          0              3850   1606  FALL       1
I__725/O                                InMux                        217              4067   1606  FALL       1
state_0_LC_2_10_5/in1                   LogicCell40_SEQ_MODE_1011      0              4067   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : state_3_LC_1_12_0/in3
Capture Clock    : state_3_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__710/I                                Odrv4                          0              3001   1438  FALL       1
I__710/O                                Odrv4                        372              3373   1438  FALL       1
I__722/I                                Span4Mux_s1_h                  0              3373   1606  FALL       1
I__722/O                                Span4Mux_s1_h                168              3541   1606  FALL       1
I__731/I                                LocalMux                       0              3541   1606  FALL       1
I__731/O                                LocalMux                     309              3850   1606  FALL       1
I__735/I                                InMux                          0              3850   1606  FALL       1
I__735/O                                InMux                        217              4067   1606  FALL       1
state_3_LC_1_12_0/in3                   LogicCell40_SEQ_MODE_1010      0              4067   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : stick_parity_bit_LC_5_11_5/in1
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__983/I                        Odrv12                         0              3001   1606  FALL       1
I__983/O                        Odrv12                       540              3541   1606  FALL       1
I__989/I                        LocalMux                       0              3541   1606  FALL       1
I__989/O                        LocalMux                     309              3850   1606  FALL       1
I__995/I                        InMux                          0              3850   1606  FALL       1
I__995/O                        InMux                        217              4067   1606  FALL       1
stick_parity_bit_LC_5_11_5/in1  LogicCell40_SEQ_MODE_1010      0              4067   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_2_10_1/lcout
Path End         : framing_error_LC_7_10_0/in3
Capture Clock    : framing_error_LC_7_10_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_2_10_1/lcout      LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__1086/I                    Odrv12                         0              3001   1606  FALL       1
I__1086/O                    Odrv12                       540              3541   1606  FALL       1
I__1095/I                    LocalMux                       0              3541   1606  FALL       1
I__1095/O                    LocalMux                     309              3850   1606  FALL       1
I__1100/I                    InMux                          0              3850   1606  FALL       1
I__1100/O                    InMux                        217              4067   1606  FALL       1
framing_error_LC_7_10_0/in3  LogicCell40_SEQ_MODE_1010      0              4067   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_2_10_1/lcout
Path End         : state_2_LC_1_12_7/in0
Capture Clock    : state_2_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__1087/I                Odrv4                          0              3001   1606  FALL       1
I__1087/O                Odrv4                        372              3373   1606  FALL       1
I__1096/I                Span4Mux_s1_h                  0              3373   1606  FALL       1
I__1096/O                Span4Mux_s1_h                168              3541   1606  FALL       1
I__1101/I                LocalMux                       0              3541   1606  FALL       1
I__1101/O                LocalMux                     309              3850   1606  FALL       1
I__1103/I                InMux                          0              3850   1606  FALL       1
I__1103/O                InMux                        217              4067   1606  FALL       1
state_2_LC_1_12_7/in0    LogicCell40_SEQ_MODE_1010      0              4067   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : state_2_LC_1_12_7/in2
Capture Clock    : state_2_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1107/I                         Odrv12                         0              3001   1606  FALL       1
I__1107/O                         Odrv12                       540              3541   1606  FALL       1
I__1114/I                         LocalMux                       0              3541   1606  FALL       1
I__1114/O                         LocalMux                     309              3850   1606  FALL       1
I__1118/I                         InMux                          0              3850   1606  FALL       1
I__1118/O                         InMux                        217              4067   1606  FALL       1
I__1123/I                         CascadeMux                     0              4067   1606  FALL       1
I__1123/O                         CascadeMux                     0              4067   1606  FALL       1
state_2_LC_1_12_7/in2             LogicCell40_SEQ_MODE_1010      0              4067   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_6_LC_2_12_6/lcout
Path End         : check_bit_LC_6_12_3/in2
Capture Clock    : check_bit_LC_6_12_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4067
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_6_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1169/I                  Odrv12                         0              3001   1606  FALL       1
I__1169/O                  Odrv12                       540              3541   1606  FALL       1
I__1172/I                  LocalMux                       0              3541   1606  FALL       1
I__1172/O                  LocalMux                     309              3850   1606  FALL       1
I__1176/I                  InMux                          0              3850   1606  FALL       1
I__1176/O                  InMux                        217              4067   1606  FALL       1
I__1179/I                  CascadeMux                     0              4067   1606  FALL       1
I__1179/O                  CascadeMux                     0              4067   1606  FALL       1
check_bit_LC_6_12_3/in2    LogicCell40_SEQ_MODE_1010      0              4067   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_6_LC_2_12_6/lcout
Path End         : o_rx_dataZ0Z_3_LC_1_9_4/in1
Capture Clock    : o_rx_dataZ0Z_3_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1101
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4102
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_6_LC_2_12_6/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1168/I                    Odrv4                          0              3001   1641  FALL       1
I__1168/O                    Odrv4                        372              3373   1641  FALL       1
I__1171/I                    Span4Mux_s2_h                  0              3373   1641  FALL       1
I__1171/O                    Span4Mux_s2_h                203              3576   1641  FALL       1
I__1175/I                    LocalMux                       0              3576   1641  FALL       1
I__1175/O                    LocalMux                     309              3885   1641  FALL       1
I__1178/I                    InMux                          0              3885   1641  FALL       1
I__1178/O                    InMux                        217              4102   1641  FALL       1
o_rx_dataZ0Z_3_LC_1_9_4/in1  LogicCell40_SEQ_MODE_1010      0              4102   1641  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_8_LC_4_12_2/lcout
Path End         : o_rx_dataZ0Z_1_LC_1_8_2/in3
Capture Clock    : o_rx_dataZ0Z_1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1130
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_8_LC_4_12_2/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1281/I                    Odrv4                          0              3001   1669  FALL       1
I__1281/O                    Odrv4                        372              3373   1669  FALL       1
I__1285/I                    Span4Mux_s3_h                  0              3373   1669  FALL       1
I__1285/O                    Span4Mux_s3_h                231              3605   1669  FALL       1
I__1288/I                    LocalMux                       0              3605   1669  FALL       1
I__1288/O                    LocalMux                     309              3913   1669  FALL       1
I__1290/I                    InMux                          0              3913   1669  FALL       1
I__1290/O                    InMux                        217              4131   1669  FALL       1
o_rx_dataZ0Z_1_LC_1_8_2/in3  LogicCell40_SEQ_MODE_1010      0              4131   1669  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_2_LC_2_13_6/in2
Capture Clock    : rx_data_2_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1740p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1200
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4201
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1739  FALL       5
I__437/I                                     LocalMux                       0              3001   1739  FALL       1
I__437/O                                     LocalMux                     309              3310   1739  FALL       1
I__441/I                                     InMux                          0              3310   1739  FALL       1
I__441/O                                     InMux                        217              3527   1739  FALL       1
rx_data_RNO_2_2_LC_2_13_4/in0                LogicCell40_SEQ_MODE_0000      0              3527   1739  FALL       1
rx_data_RNO_2_2_LC_2_13_4/ltout              LogicCell40_SEQ_MODE_0000    365              3892   1739  RISE       1
I__512/I                                     CascadeMux                     0              3892   1739  RISE       1
I__512/O                                     CascadeMux                     0              3892   1739  RISE       1
rx_data_RNO_1_2_LC_2_13_5/in2                LogicCell40_SEQ_MODE_0000      0              3892   1739  RISE       1
rx_data_RNO_1_2_LC_2_13_5/ltout              LogicCell40_SEQ_MODE_0000    309              4201   1739  RISE       1
I__499/I                                     CascadeMux                     0              4201   1739  RISE       1
I__499/O                                     CascadeMux                     0              4201   1739  RISE       1
rx_data_2_LC_2_13_6/in2                      LogicCell40_SEQ_MODE_1010      0              4201   1739  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_9_LC_1_9_3/lcout
Path End         : state_10_LC_2_11_6/in2
Capture Clock    : state_10_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 1747p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1207
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_9_LC_1_9_3/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__480/I                        Odrv4                          0              3001   1746  FALL       1
I__480/O                        Odrv4                        372              3373   1746  FALL       1
I__483/I                        LocalMux                       0              3373   1746  FALL       1
I__483/O                        LocalMux                     309              3682   1746  FALL       1
I__490/I                        InMux                          0              3682   1746  FALL       1
I__490/O                        InMux                        217              3899   1746  FALL       1
I__494/I                        CascadeMux                     0              3899   1746  FALL       1
I__494/O                        CascadeMux                     0              3899   1746  FALL       1
state_RNO_0_10_LC_2_11_5/in2    LogicCell40_SEQ_MODE_0000      0              3899   1746  FALL       1
state_RNO_0_10_LC_2_11_5/ltout  LogicCell40_SEQ_MODE_0000    309              4208   1746  RISE       1
I__338/I                        CascadeMux                     0              4208   1746  RISE       1
I__338/O                        CascadeMux                     0              4208   1746  RISE       1
state_10_LC_2_11_6/in2          LogicCell40_SEQ_MODE_1010      0              4208   1746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_rep1_LC_1_9_2/lcout
Path End         : rx_data_0_LC_2_12_1/in2
Capture Clock    : rx_data_0_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 1761p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1221
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4222
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_rep1_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1760  FALL      10
I__448/I                               Odrv4                          0              3001   1760  FALL       1
I__448/O                               Odrv4                        372              3373   1760  FALL       1
I__450/I                               LocalMux                       0              3373   1760  FALL       1
I__450/O                               LocalMux                     309              3682   1760  FALL       1
I__456/I                               InMux                          0              3682   1760  FALL       1
I__456/O                               InMux                        217              3899   1760  FALL       1
rx_data_RNO_1_0_LC_2_12_0/in1          LogicCell40_SEQ_MODE_0000      0              3899   1760  FALL       1
rx_data_RNO_1_0_LC_2_12_0/ltout        LogicCell40_SEQ_MODE_0000    323              4222   1760  RISE       1
I__388/I                               CascadeMux                     0              4222   1760  RISE       1
I__388/O                               CascadeMux                     0              4222   1760  RISE       1
rx_data_0_LC_2_12_1/in2                LogicCell40_SEQ_MODE_1010      0              4222   1760  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_4_LC_2_12_4/lcout
Path End         : break_interrupt_LC_2_9_4/in2
Capture Clock    : break_interrupt_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1803p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1263
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4264
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_4_LC_2_12_4/lcout             LogicCell40_SEQ_MODE_1010    540              3001   1375  FALL       4
I__909/I                              Odrv4                          0              3001   1438  FALL       1
I__909/O                              Odrv4                        372              3373   1438  FALL       1
I__912/I                              LocalMux                       0              3373   1802  FALL       1
I__912/O                              LocalMux                     309              3682   1802  FALL       1
I__916/I                              InMux                          0              3682   1802  FALL       1
I__916/O                              InMux                        217              3899   1802  FALL       1
break_interrupt_RNO_0_LC_2_9_3/in0    LogicCell40_SEQ_MODE_0000      0              3899   1802  FALL       1
break_interrupt_RNO_0_LC_2_9_3/ltout  LogicCell40_SEQ_MODE_0000    365              4264   1802  RISE       1
I__331/I                              CascadeMux                     0              4264   1802  RISE       1
I__331/O                              CascadeMux                     0              4264   1802  RISE       1
break_interrupt_LC_2_9_4/in2          LogicCell40_SEQ_MODE_1010      0              4264   1802  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_3_LC_1_9_4/in3
Capture Clock    : o_rx_dataZ0Z_3_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1809  FALL      11
I__247/I                         Odrv4                          0              3001   1809  FALL       1
I__247/O                         Odrv4                        372              3373   1809  FALL       1
I__248/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__248/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__250/I                         LocalMux                       0              3745   1809  FALL       1
I__250/O                         LocalMux                     309              4053   1809  FALL       1
I__254/I                         InMux                          0              4053   1809  FALL       1
I__254/O                         InMux                        217              4271   1809  FALL       1
o_rx_dataZ0Z_3_LC_1_9_4/in3      LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_0_LC_1_8_6/in1
Capture Clock    : o_rx_dataZ0Z_0_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1809  FALL      11
I__247/I                         Odrv4                          0              3001   1809  FALL       1
I__247/O                         Odrv4                        372              3373   1809  FALL       1
I__248/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__248/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__251/I                         LocalMux                       0              3745   1809  FALL       1
I__251/O                         LocalMux                     309              4053   1809  FALL       1
I__257/I                         InMux                          0              4053   1809  FALL       1
I__257/O                         InMux                        217              4271   1809  FALL       1
o_rx_dataZ0Z_0_LC_1_8_6/in1      LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/in0
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1809  FALL      11
I__247/I                         Odrv4                          0              3001   1809  FALL       1
I__247/O                         Odrv4                        372              3373   1809  FALL       1
I__248/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__248/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__250/I                         LocalMux                       0              3745   1809  FALL       1
I__250/O                         LocalMux                     309              4053   1809  FALL       1
I__255/I                         InMux                          0              4053   1809  FALL       1
I__255/O                         InMux                        217              4271   1809  FALL       1
o_rx_dataZ0Z_5_LC_1_9_7/in0      LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : rx_data_ready_reg1_LC_1_9_5/in0
Capture Clock    : rx_data_ready_reg1_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1809  FALL      11
I__247/I                         Odrv4                          0              3001   1809  FALL       1
I__247/O                         Odrv4                        372              3373   1809  FALL       1
I__248/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__248/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__250/I                         LocalMux                       0              3745   1809  FALL       1
I__250/O                         LocalMux                     309              4053   1809  FALL       1
I__256/I                         InMux                          0              4053   1809  FALL       1
I__256/O                         InMux                        217              4271   1809  FALL       1
rx_data_ready_reg1_LC_1_9_5/in0  LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg1_LC_1_9_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_1_LC_1_8_2/in1
Capture Clock    : o_rx_dataZ0Z_1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1809  FALL      11
I__247/I                         Odrv4                          0              3001   1809  FALL       1
I__247/O                         Odrv4                        372              3373   1809  FALL       1
I__248/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__248/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__251/I                         LocalMux                       0              3745   1809  FALL       1
I__251/O                         LocalMux                     309              4053   1809  FALL       1
I__258/I                         InMux                          0              4053   1809  FALL       1
I__258/O                         InMux                        217              4271   1809  FALL       1
o_rx_dataZ0Z_1_LC_1_8_2/in1      LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_2_LC_1_8_4/in3
Capture Clock    : o_rx_dataZ0Z_2_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1809  FALL      11
I__247/I                         Odrv4                          0              3001   1809  FALL       1
I__247/O                         Odrv4                        372              3373   1809  FALL       1
I__248/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__248/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__251/I                         LocalMux                       0              3745   1809  FALL       1
I__251/O                         LocalMux                     309              4053   1809  FALL       1
I__259/I                         InMux                          0              4053   1809  FALL       1
I__259/O                         InMux                        217              4271   1809  FALL       1
o_rx_dataZ0Z_2_LC_1_8_4/in3      LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_4_LC_1_8_7/in2
Capture Clock    : o_rx_dataZ0Z_4_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1809  FALL      11
I__247/I                         Odrv4                          0              3001   1809  FALL       1
I__247/O                         Odrv4                        372              3373   1809  FALL       1
I__248/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__248/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__251/I                         LocalMux                       0              3745   1809  FALL       1
I__251/O                         LocalMux                     309              4053   1809  FALL       1
I__260/I                         InMux                          0              4053   1809  FALL       1
I__260/O                         InMux                        217              4271   1809  FALL       1
I__264/I                         CascadeMux                     0              4271   1809  FALL       1
I__264/O                         CascadeMux                     0              4271   1809  FALL       1
o_rx_dataZ0Z_4_LC_1_8_7/in2      LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_6_LC_1_8_0/in1
Capture Clock    : o_rx_dataZ0Z_6_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1809  FALL      11
I__247/I                         Odrv4                          0              3001   1809  FALL       1
I__247/O                         Odrv4                        372              3373   1809  FALL       1
I__248/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__248/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__251/I                         LocalMux                       0              3745   1809  FALL       1
I__251/O                         LocalMux                     309              4053   1809  FALL       1
I__261/I                         InMux                          0              4053   1809  FALL       1
I__261/O                         InMux                        217              4271   1809  FALL       1
o_rx_dataZ0Z_6_LC_1_8_0/in1      LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_validation_LC_1_14_0/lcout
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/in0
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_validation_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1809  FALL      11
I__247/I                         Odrv4                          0              3001   1809  FALL       1
I__247/O                         Odrv4                        372              3373   1809  FALL       1
I__248/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__248/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__251/I                         LocalMux                       0              3745   1809  FALL       1
I__251/O                         LocalMux                     309              4053   1809  FALL       1
I__262/I                         InMux                          0              4053   1809  FALL       1
I__262/O                         InMux                        217              4271   1809  FALL       1
o_rx_dataZ0Z_7_LC_1_8_1/in0      LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : state_fast_6_LC_1_13_4/in2
Capture Clock    : state_fast_6_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout     LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       7
I__420/I                    Odrv4                          0              3001   1809  FALL       1
I__420/O                    Odrv4                        372              3373   1809  FALL       1
I__426/I                    Span4Mux_v                     0              3373   1809  FALL       1
I__426/O                    Span4Mux_v                   372              3745   1809  FALL       1
I__430/I                    LocalMux                       0              3745   1809  FALL       1
I__430/O                    LocalMux                     309              4053   1809  FALL       1
I__433/I                    InMux                          0              4053   1809  FALL       1
I__433/O                    InMux                        217              4271   1809  FALL       1
I__434/I                    CascadeMux                     0              4271   1809  FALL       1
I__434/O                    CascadeMux                     0              4271   1809  FALL       1
state_fast_6_LC_1_13_4/in2  LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_9_LC_1_9_3/lcout
Path End         : rx_data_1_LC_2_13_3/in0
Capture Clock    : rx_data_1_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_9_LC_1_9_3/lcout   LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__480/I                 Odrv4                          0              3001   1746  FALL       1
I__480/O                 Odrv4                        372              3373   1746  FALL       1
I__485/I                 Span4Mux_v                     0              3373   1809  FALL       1
I__485/O                 Span4Mux_v                   372              3745   1809  FALL       1
I__492/I                 LocalMux                       0              3745   1809  FALL       1
I__492/O                 LocalMux                     309              4053   1809  FALL       1
I__497/I                 InMux                          0              4053   1809  FALL       1
I__497/O                 InMux                        217              4271   1809  FALL       1
rx_data_1_LC_2_13_3/in0  LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_9_LC_1_9_3/lcout
Path End         : rx_data_2_LC_2_13_6/in3
Capture Clock    : rx_data_2_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
state_9_LC_1_9_3/lcout   LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__480/I                 Odrv4                          0              3001   1746  FALL       1
I__480/O                 Odrv4                        372              3373   1746  FALL       1
I__485/I                 Span4Mux_v                     0              3373   1809  FALL       1
I__485/O                 Span4Mux_v                   372              3745   1809  FALL       1
I__492/I                 LocalMux                       0              3745   1809  FALL       1
I__492/O                 LocalMux                     309              4053   1809  FALL       1
I__498/I                 InMux                          0              4053   1809  FALL       1
I__498/O                 InMux                        217              4271   1809  FALL       1
rx_data_2_LC_2_13_6/in3  LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_3_LC_1_12_0/in1
Capture Clock    : state_3_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      11
I__638/I                                Odrv4                          0              3001   1809  FALL       1
I__638/O                                Odrv4                        372              3373   1809  FALL       1
I__648/I                                Span4Mux_v                     0              3373   1809  FALL       1
I__648/O                                Span4Mux_v                   372              3745   1809  FALL       1
I__656/I                                LocalMux                       0              3745   1809  FALL       1
I__656/O                                LocalMux                     309              4053   1809  FALL       1
I__660/I                                InMux                          0              4053   1809  FALL       1
I__660/O                                InMux                        217              4271   1809  FALL       1
state_3_LC_1_12_0/in1                   LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_LC_2_15_5/lcout
Path End         : state_0_LC_2_10_5/in0
Capture Clock    : state_0_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      11
I__637/I                                Odrv4                          0              3001   1438  FALL       1
I__637/O                                Odrv4                        372              3373   1438  FALL       1
I__647/I                                Span4Mux_v                     0              3373   1809  FALL       1
I__647/O                                Span4Mux_v                   372              3745   1809  FALL       1
I__655/I                                LocalMux                       0              3745   1809  FALL       1
I__655/O                                LocalMux                     309              4053   1809  FALL       1
I__659/I                                InMux                          0              4053   1809  FALL       1
I__659/O                                InMux                        217              4271   1809  FALL       1
state_0_LC_2_10_5/in0                   LogicCell40_SEQ_MODE_1011      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_7_LC_1_11_5/lcout
Path End         : o_rx_dataZ0Z_2_LC_1_8_4/in0
Capture Clock    : o_rx_dataZ0Z_2_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4271
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_7_LC_1_11_5/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1268/I                    Odrv4                          0              3001   1809  FALL       1
I__1268/O                    Odrv4                        372              3373   1809  FALL       1
I__1271/I                    Span4Mux_v                     0              3373   1809  FALL       1
I__1271/O                    Span4Mux_v                   372              3745   1809  FALL       1
I__1275/I                    LocalMux                       0              3745   1809  FALL       1
I__1275/O                    LocalMux                     309              4053   1809  FALL       1
I__1278/I                    InMux                          0              4053   1809  FALL       1
I__1278/O                    InMux                        217              4271   1809  FALL       1
o_rx_dataZ0Z_2_LC_1_8_4/in0  LogicCell40_SEQ_MODE_1010      0              4271   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_1_12_7/lcout
Path End         : rx_data_9_LC_4_12_1/in2
Capture Clock    : rx_data_9_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 1873p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1333
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4334
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_1_12_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       6
I__699/I                         Odrv12                         0              3001   1873  FALL       1
I__699/O                         Odrv12                       540              3541   1873  FALL       1
I__705/I                         LocalMux                       0              3541   1873  FALL       1
I__705/O                         LocalMux                     309              3850   1873  FALL       1
I__706/I                         InMux                          0              3850   1873  FALL       1
I__706/O                         InMux                        217              4067   1873  FALL       1
rx_data_RNO_1_9_LC_4_12_0/in3    LogicCell40_SEQ_MODE_0000      0              4067   1873  FALL       1
rx_data_RNO_1_9_LC_4_12_0/ltout  LogicCell40_SEQ_MODE_0000    267              4334   1873  RISE       1
I__696/I                         CascadeMux                     0              4334   1873  RISE       1
I__696/O                         CascadeMux                     0              4334   1873  RISE       1
rx_data_9_LC_4_12_1/in2          LogicCell40_SEQ_MODE_1010      0              4334   1873  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_counter_0_LC_4_13_3/lcout
Path End         : rx_sampling_counter_3_LC_4_13_2/in3
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3227
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3227

Launch Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3227
+ Clock To Q                                            540
+ Data Path Delay                                      1340
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5107
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_counter_0_LC_4_13_3/lcout        LogicCell40_SEQ_MODE_1010    540              3767   1066  FALL       4
I__851/I                                     LocalMux                       0              3767   1880  FALL       1
I__851/O                                     LocalMux                     309              4076   1880  FALL       1
I__853/I                                     InMux                          0              4076   1880  FALL       1
I__853/O                                     InMux                        217              4293   1880  FALL       1
rx_sampling_counter_RNO_0_3_LC_4_12_6/in3    LogicCell40_SEQ_MODE_0000      0              4293   1880  FALL       1
rx_sampling_counter_RNO_0_3_LC_4_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4581   1880  FALL       1
I__857/I                                     LocalMux                       0              4581   1880  FALL       1
I__857/O                                     LocalMux                     309              4889   1880  FALL       1
I__858/I                                     InMux                          0              4889   1880  FALL       1
I__858/O                                     InMux                        217              5107   1880  FALL       1
rx_sampling_counter_3_LC_4_13_2/in3          LogicCell40_SEQ_MODE_1010      0              5107   1880  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : check_bit_LC_6_12_3/lcout
Path End         : parity_error_LC_5_13_2/in3
Capture Clock    : parity_error_LC_5_13_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
check_bit_LC_6_12_3/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1880  FALL       1
I__1134/I                           LocalMux                       0              3001   1880  FALL       1
I__1134/O                           LocalMux                     309              3310   1880  FALL       1
I__1135/I                           InMux                          0              3310   1880  FALL       1
I__1135/O                           InMux                        217              3527   1880  FALL       1
parity_error_RNO_0_LC_5_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
parity_error_RNO_0_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       1
I__1235/I                           LocalMux                       0              3815   1880  FALL       1
I__1235/O                           LocalMux                     309              4124   1880  FALL       1
I__1236/I                           InMux                          0              4124   1880  FALL       1
I__1236/O                           InMux                        217              4341   1880  FALL       1
parity_error_LC_5_13_2/in3          LogicCell40_SEQ_MODE_1010      0              4341   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_fast_6_LC_1_13_4/lcout
Path End         : rx_data_1_LC_2_13_3/in1
Capture Clock    : rx_data_1_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_fast_6_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__279/I                               LocalMux                       0              3001   1880  FALL       1
I__279/O                               LocalMux                     309              3310   1880  FALL       1
I__281/I                               InMux                          0              3310   1880  FALL       1
I__281/O                               InMux                        217              3527   1880  FALL       1
state_fast_RNIOI531_6_LC_1_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
state_fast_RNIOI531_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       6
I__503/I                               LocalMux                       0              3815   1880  FALL       1
I__503/O                               LocalMux                     309              4124   1880  FALL       1
I__509/I                               InMux                          0              4124   1880  FALL       1
I__509/O                               InMux                        217              4341   1880  FALL       1
rx_data_1_LC_2_13_3/in1                LogicCell40_SEQ_MODE_1010      0              4341   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : state_11_LC_2_11_2/in3
Capture Clock    : state_11_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout                             LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__979/I                                             LocalMux                       0              3001   1880  FALL       1
I__979/O                                             LocalMux                     309              3310   1880  FALL       1
I__985/I                                             InMux                          0              3310   1880  FALL       1
I__985/O                                             InMux                        217              3527   1880  FALL       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       7
I__370/I                                             LocalMux                       0              3815   1880  FALL       1
I__370/O                                             LocalMux                     309              4124   1880  FALL       1
I__376/I                                             InMux                          0              4124   1880  FALL       1
I__376/O                                             InMux                        217              4341   1880  FALL       1
state_11_LC_2_11_2/in3                               LogicCell40_SEQ_MODE_1010      0              4341   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_3_LC_1_11_1/in3
Capture Clock    : rx_data_3_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__982/I                           LocalMux                       0              3001   1880  FALL       1
I__982/O                           LocalMux                     309              3310   1880  FALL       1
I__988/I                           InMux                          0              3310   1880  FALL       1
I__988/O                           InMux                        217              3527   1880  FALL       1
state_RNID3IS1_10_LC_1_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
state_RNID3IS1_10_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       2
I__229/I                           LocalMux                       0              3815   1880  FALL       1
I__229/O                           LocalMux                     309              4124   1880  FALL       1
I__230/I                           InMux                          0              4124   1880  FALL       1
I__230/O                           InMux                        217              4341   1880  FALL       1
rx_data_3_LC_1_11_1/in3            LogicCell40_SEQ_MODE_1010      0              4341   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_5_LC_1_11_3/in3
Capture Clock    : rx_data_5_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__982/I                           LocalMux                       0              3001   1880  FALL       1
I__982/O                           LocalMux                     309              3310   1880  FALL       1
I__988/I                           InMux                          0              3310   1880  FALL       1
I__988/O                           InMux                        217              3527   1880  FALL       1
state_RNID3IS1_10_LC_1_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
state_RNID3IS1_10_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       2
I__229/I                           LocalMux                       0              3815   1880  FALL       1
I__229/O                           LocalMux                     309              4124   1880  FALL       1
I__231/I                           InMux                          0              4124   1880  FALL       1
I__231/O                           InMux                        217              4341   1880  FALL       1
rx_data_5_LC_1_11_3/in3            LogicCell40_SEQ_MODE_1010      0              4341   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg2_LC_5_11_7/lcout
Path End         : timeout_counter_4_LC_4_11_0/in0
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1403
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg2_LC_5_11_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1943  FALL       2
I__967/I                             LocalMux                       0              3001   1943  FALL       1
I__967/O                             LocalMux                     309              3310   1943  FALL       1
I__969/I                             InMux                          0              3310   1943  FALL       1
I__969/O                             InMux                        217              3527   1943  FALL       1
I__971/I                             CascadeMux                     0              3527   1943  FALL       1
I__971/O                             CascadeMux                     0              3527   1943  FALL       1
rx_clk_reg2_RNID25G_LC_4_12_7/in2    LogicCell40_SEQ_MODE_0000      0              3527   1943  FALL       1
rx_clk_reg2_RNID25G_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_0000    351              3878   1943  FALL       2
I__868/I                             LocalMux                       0              3878   1943  FALL       1
I__868/O                             LocalMux                     309              4187   1943  FALL       1
I__869/I                             InMux                          0              4187   1943  FALL       1
I__869/O                             InMux                        217              4404   1943  FALL       1
timeout_counter_4_LC_4_11_0/in0      LogicCell40_SEQ_MODE_1010      0              4404   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_clk_reg2_LC_5_11_7/lcout
Path End         : timeout_counter_5_LC_4_11_1/in1
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1403
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_clk_reg2_LC_5_11_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1943  FALL       2
I__967/I                             LocalMux                       0              3001   1943  FALL       1
I__967/O                             LocalMux                     309              3310   1943  FALL       1
I__969/I                             InMux                          0              3310   1943  FALL       1
I__969/O                             InMux                        217              3527   1943  FALL       1
I__971/I                             CascadeMux                     0              3527   1943  FALL       1
I__971/O                             CascadeMux                     0              3527   1943  FALL       1
rx_clk_reg2_RNID25G_LC_4_12_7/in2    LogicCell40_SEQ_MODE_0000      0              3527   1943  FALL       1
rx_clk_reg2_RNID25G_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_0000    351              3878   1943  FALL       2
I__868/I                             LocalMux                       0              3878   1943  FALL       1
I__868/O                             LocalMux                     309              4187   1943  FALL       1
I__870/I                             InMux                          0              4187   1943  FALL       1
I__870/O                             InMux                        217              4404   1943  FALL       1
timeout_counter_5_LC_4_11_1/in1      LogicCell40_SEQ_MODE_1010      0              4404   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_9_LC_4_12_1/lcout
Path End         : check_bit_LC_6_12_3/in1
Capture Clock    : check_bit_LC_6_12_3/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1403
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_9_LC_4_12_1/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1254/I                        LocalMux                       0              3001   1943  FALL       1
I__1254/O                        LocalMux                     309              3310   1943  FALL       1
I__1257/I                        InMux                          0              3310   1943  FALL       1
I__1257/O                        InMux                        217              3527   1943  FALL       1
I__1260/I                        CascadeMux                     0              3527   1943  FALL       1
I__1260/O                        CascadeMux                     0              3527   1943  FALL       1
check_bit_RNO_0_LC_5_12_7/in2    LogicCell40_SEQ_MODE_0000      0              3527   1943  FALL       1
check_bit_RNO_0_LC_5_12_7/lcout  LogicCell40_SEQ_MODE_0000    351              3878   1943  FALL       1
I__1181/I                        LocalMux                       0              3878   1943  FALL       1
I__1181/O                        LocalMux                     309              4187   1943  FALL       1
I__1182/I                        InMux                          0              4187   1943  FALL       1
I__1182/O                        InMux                        217              4404   1943  FALL       1
check_bit_LC_6_12_3/in1          LogicCell40_SEQ_MODE_1010      0              4404   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_begin_LC_5_10_0/lcout
Path End         : timeout_counter_1_LC_4_9_1/in0
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_begin_LC_5_10_0/lcout           LogicCell40_SEQ_MODE_1011    540              3001   1971  FALL       3
I__809/I                                        LocalMux                       0              3001   1971  FALL       1
I__809/O                                        LocalMux                     309              3310   1971  FALL       1
I__812/I                                        InMux                          0              3310   1971  FALL       1
I__812/O                                        InMux                        217              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       6
I__535/I                                        LocalMux                       0              3906   1971  FALL       1
I__535/O                                        LocalMux                     309              4215   1971  FALL       1
I__538/I                                        InMux                          0              4215   1971  FALL       1
I__538/O                                        InMux                        217              4432   1971  FALL       1
timeout_counter_1_LC_4_9_1/in0                  LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_begin_LC_5_10_0/lcout
Path End         : timeout_counter_5_LC_4_11_1/in2
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_begin_LC_5_10_0/lcout           LogicCell40_SEQ_MODE_1011    540              3001   1971  FALL       3
I__809/I                                        LocalMux                       0              3001   1971  FALL       1
I__809/O                                        LocalMux                     309              3310   1971  FALL       1
I__812/I                                        InMux                          0              3310   1971  FALL       1
I__812/O                                        InMux                        217              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       6
I__536/I                                        LocalMux                       0              3906   1971  FALL       1
I__536/O                                        LocalMux                     309              4215   1971  FALL       1
I__540/I                                        InMux                          0              4215   1971  FALL       1
I__540/O                                        InMux                        217              4432   1971  FALL       1
I__543/I                                        CascadeMux                     0              4432   1971  FALL       1
I__543/O                                        CascadeMux                     0              4432   1971  FALL       1
timeout_counter_5_LC_4_11_1/in2                 LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_9_LC_1_9_3/lcout
Path End         : rx_data_3_LC_1_11_1/in0
Capture Clock    : rx_data_3_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_9_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__481/I                         LocalMux                       0              3001   1971  FALL       1
I__481/O                         LocalMux                     309              3310   1971  FALL       1
I__487/I                         InMux                          0              3310   1971  FALL       1
I__487/O                         InMux                        217              3527   1971  FALL       1
rx_data_RNO_1_3_LC_1_10_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
rx_data_RNO_1_3_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__237/I                         LocalMux                       0              3906   1971  FALL       1
I__237/O                         LocalMux                     309              4215   1971  FALL       1
I__238/I                         InMux                          0              4215   1971  FALL       1
I__238/O                         InMux                        217              4432   1971  FALL       1
rx_data_3_LC_1_11_1/in0          LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_begin_LC_5_10_0/lcout
Path End         : timeout_counter_3_LC_4_9_3/in0
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_begin_LC_5_10_0/lcout           LogicCell40_SEQ_MODE_1011    540              3001   1971  FALL       3
I__809/I                                        LocalMux                       0              3001   1971  FALL       1
I__809/O                                        LocalMux                     309              3310   1971  FALL       1
I__812/I                                        InMux                          0              3310   1971  FALL       1
I__812/O                                        InMux                        217              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       6
I__535/I                                        LocalMux                       0              3906   1971  FALL       1
I__535/O                                        LocalMux                     309              4215   1971  FALL       1
I__539/I                                        InMux                          0              4215   1971  FALL       1
I__539/O                                        InMux                        217              4432   1971  FALL       1
timeout_counter_3_LC_4_9_3/in0                  LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_begin_LC_5_10_0/lcout
Path End         : timeout_counter_4_LC_4_11_0/in3
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_begin_LC_5_10_0/lcout           LogicCell40_SEQ_MODE_1011    540              3001   1971  FALL       3
I__809/I                                        LocalMux                       0              3001   1971  FALL       1
I__809/O                                        LocalMux                     309              3310   1971  FALL       1
I__812/I                                        InMux                          0              3310   1971  FALL       1
I__812/O                                        InMux                        217              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       6
I__536/I                                        LocalMux                       0              3906   1971  FALL       1
I__536/O                                        LocalMux                     309              4215   1971  FALL       1
I__541/I                                        InMux                          0              4215   1971  FALL       1
I__541/O                                        InMux                        217              4432   1971  FALL       1
timeout_counter_4_LC_4_11_0/in3                 LogicCell40_SEQ_MODE_1010      0              4432   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parity_error_LC_5_13_2/lcout
Path End         : parity_error_LC_5_13_2/in1
Capture Clock    : parity_error_LC_5_13_2/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parity_error_LC_5_13_2/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1978  FALL       2
I__1230/I                           LocalMux                       0              3001   1978  FALL       1
I__1230/O                           LocalMux                     309              3310   1978  FALL       1
I__1232/I                           InMux                          0              3310   1978  FALL       1
I__1232/O                           InMux                        217              3527   1978  FALL       1
parity_error_RNO_1_LC_5_12_2/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
parity_error_RNO_1_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       1
I__1241/I                           LocalMux                       0              3913   1978  FALL       1
I__1241/O                           LocalMux                     309              4222   1978  FALL       1
I__1242/I                           InMux                          0              4222   1978  FALL       1
I__1242/O                           InMux                        217              4439   1978  FALL       1
parity_error_LC_5_13_2/in1          LogicCell40_SEQ_MODE_1010      0              4439   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : break_interrupt_LC_2_9_4/lcout
Path End         : break_interrupt_LC_2_9_4/in1
Capture Clock    : break_interrupt_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
break_interrupt_LC_2_9_4/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1978  FALL       3
I__794/I                              LocalMux                       0              3001   1978  FALL       1
I__794/O                              LocalMux                     309              3310   1978  FALL       1
I__797/I                              InMux                          0              3310   1978  FALL       1
I__797/O                              InMux                        217              3527   1978  FALL       1
break_interrupt_RNO_2_LC_2_9_1/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
break_interrupt_RNO_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       1
I__332/I                              LocalMux                       0              3913   1978  FALL       1
I__332/O                              LocalMux                     309              4222   1978  FALL       1
I__333/I                              InMux                          0              4222   1978  FALL       1
I__333/O                              InMux                        217              4439   1978  FALL       1
break_interrupt_LC_2_9_4/in1          LogicCell40_SEQ_MODE_1010      0              4439   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_9_LC_1_9_3/lcout
Path End         : rx_data_5_LC_1_11_3/in0
Capture Clock    : rx_data_5_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_9_LC_1_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__481/I                         LocalMux                       0              3001   1971  FALL       1
I__481/O                         LocalMux                     309              3310   1971  FALL       1
I__486/I                         InMux                          0              3310   1978  FALL       1
I__486/O                         InMux                        217              3527   1978  FALL       1
rx_data_RNO_1_5_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
rx_data_RNO_1_5_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       1
I__234/I                         LocalMux                       0              3913   1978  FALL       1
I__234/O                         LocalMux                     309              4222   1978  FALL       1
I__235/I                         InMux                          0              4222   1978  FALL       1
I__235/O                         InMux                        217              4439   1978  FALL       1
rx_data_5_LC_1_11_3/in0          LogicCell40_SEQ_MODE_1010      0              4439   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_0_LC_2_12_1/in0
Capture Clock    : rx_data_0_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__980/I                           LocalMux                       0              3001   1431  FALL       1
I__980/O                           LocalMux                     309              3310   1431  FALL       1
I__986/I                           InMux                          0              3310   1431  FALL       1
I__986/O                           InMux                        217              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       7
I__677/I                           LocalMux                       0              3913   1978  FALL       1
I__677/O                           LocalMux                     309              4222   1978  FALL       1
I__681/I                           InMux                          0              4222   1978  FALL       1
I__681/O                           InMux                        217              4439   1978  FALL       1
rx_data_0_LC_2_12_1/in0            LogicCell40_SEQ_MODE_1010      0              4439   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_3_LC_1_11_1/in1
Capture Clock    : rx_data_3_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__980/I                           LocalMux                       0              3001   1431  FALL       1
I__980/O                           LocalMux                     309              3310   1431  FALL       1
I__986/I                           InMux                          0              3310   1431  FALL       1
I__986/O                           InMux                        217              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       7
I__678/I                           LocalMux                       0              3913   1978  FALL       1
I__678/O                           LocalMux                     309              4222   1978  FALL       1
I__683/I                           InMux                          0              4222   1978  FALL       1
I__683/O                           InMux                        217              4439   1978  FALL       1
rx_data_3_LC_1_11_1/in1            LogicCell40_SEQ_MODE_1010      0              4439   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_4_LC_2_12_4/in1
Capture Clock    : rx_data_4_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__980/I                           LocalMux                       0              3001   1431  FALL       1
I__980/O                           LocalMux                     309              3310   1431  FALL       1
I__986/I                           InMux                          0              3310   1431  FALL       1
I__986/O                           InMux                        217              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       7
I__677/I                           LocalMux                       0              3913   1978  FALL       1
I__677/O                           LocalMux                     309              4222   1978  FALL       1
I__682/I                           InMux                          0              4222   1978  FALL       1
I__682/O                           InMux                        217              4439   1978  FALL       1
rx_data_4_LC_2_12_4/in1            LogicCell40_SEQ_MODE_1010      0              4439   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_5_LC_1_11_3/in1
Capture Clock    : rx_data_5_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__980/I                           LocalMux                       0              3001   1431  FALL       1
I__980/O                           LocalMux                     309              3310   1431  FALL       1
I__986/I                           InMux                          0              3310   1431  FALL       1
I__986/O                           InMux                        217              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       7
I__678/I                           LocalMux                       0              3913   1978  FALL       1
I__678/O                           LocalMux                     309              4222   1978  FALL       1
I__684/I                           InMux                          0              4222   1978  FALL       1
I__684/O                           InMux                        217              4439   1978  FALL       1
rx_data_5_LC_1_11_3/in1            LogicCell40_SEQ_MODE_1010      0              4439   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_7_LC_1_11_5/in3
Capture Clock    : rx_data_7_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__980/I                           LocalMux                       0              3001   1431  FALL       1
I__980/O                           LocalMux                     309              3310   1431  FALL       1
I__986/I                           InMux                          0              3310   1431  FALL       1
I__986/O                           InMux                        217              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       7
I__678/I                           LocalMux                       0              3913   1978  FALL       1
I__678/O                           LocalMux                     309              4222   1978  FALL       1
I__685/I                           InMux                          0              4222   1978  FALL       1
I__685/O                           InMux                        217              4439   1978  FALL       1
rx_data_7_LC_1_11_5/in3            LogicCell40_SEQ_MODE_1010      0              4439   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_2_LC_2_13_6/lcout
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/in3
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 2048p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1508
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4509
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_2_LC_2_13_6/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1129  RISE       4
I__885/I                     Odrv12                         0              3001   2048  RISE       1
I__885/O                     Odrv12                       491              3492   2048  RISE       1
I__889/I                     Sp12to4                        0              3492   2048  RISE       1
I__889/O                     Sp12to4                      428              3920   2048  RISE       1
I__893/I                     LocalMux                       0              3920   2048  RISE       1
I__893/O                     LocalMux                     330              4250   2048  RISE       1
I__895/I                     InMux                          0              4250   2048  RISE       1
I__895/O                     InMux                        259              4509   2048  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/in3  LogicCell40_SEQ_MODE_1010      0              4509   2048  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : check_bit_LC_6_12_3/in3
Capture Clock    : check_bit_LC_6_12_3/clk
Hold Constraint  : 0p
Path slack       : 2069p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1529
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4530
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__1141/I                 Odrv4                          0              3001   2069  FALL       1
I__1141/O                 Odrv4                        372              3373   2069  FALL       1
I__1151/I                 Span4Mux_h                     0              3373   2069  FALL       1
I__1151/O                 Span4Mux_h                   316              3689   2069  FALL       1
I__1160/I                 Span4Mux_h                     0              3689   2069  FALL       1
I__1160/O                 Span4Mux_h                   316              4004   2069  FALL       1
I__1165/I                 LocalMux                       0              4004   2069  FALL       1
I__1165/O                 LocalMux                     309              4313   2069  FALL       1
I__1167/I                 InMux                          0              4313   2069  FALL       1
I__1167/O                 InMux                        217              4530   2069  FALL       1
check_bit_LC_6_12_3/in3   LogicCell40_SEQ_MODE_1010      0              4530   2069  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : parity_error_LC_5_13_2/in0
Capture Clock    : parity_error_LC_5_13_2/clk
Hold Constraint  : 0p
Path slack       : 2125p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1585
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__1141/I                   Odrv4                          0              3001   2069  FALL       1
I__1141/O                   Odrv4                        372              3373   2069  FALL       1
I__1151/I                   Span4Mux_h                     0              3373   2069  FALL       1
I__1151/O                   Span4Mux_h                   316              3689   2069  FALL       1
I__1159/I                   Span4Mux_v                     0              3689   2125  FALL       1
I__1159/O                   Span4Mux_v                   372              4060   2125  FALL       1
I__1164/I                   LocalMux                       0              4060   2125  FALL       1
I__1164/O                   LocalMux                     309              4369   2125  FALL       1
I__1166/I                   InMux                          0              4369   2125  FALL       1
I__1166/O                   InMux                        217              4586   2125  FALL       1
parity_error_LC_5_13_2/in0  LogicCell40_SEQ_MODE_1010      0              4586   2125  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_9_LC_4_12_1/lcout
Path End         : o_rx_dataZ0Z_0_LC_1_8_6/in3
Capture Clock    : o_rx_dataZ0Z_0_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 2125p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1585
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_9_LC_4_12_1/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       4
I__1255/I                    Odrv4                          0              3001   2062  FALL       1
I__1255/O                    Odrv4                        372              3373   2062  FALL       1
I__1258/I                    Span4Mux_h                     0              3373   2062  FALL       1
I__1258/O                    Span4Mux_h                   316              3689   2062  FALL       1
I__1262/I                    Span4Mux_v                     0              3689   2125  FALL       1
I__1262/O                    Span4Mux_v                   372              4060   2125  FALL       1
I__1264/I                    LocalMux                       0              4060   2125  FALL       1
I__1264/O                    LocalMux                     309              4369   2125  FALL       1
I__1266/I                    InMux                          0              4369   2125  FALL       1
I__1266/O                    InMux                        217              4586   2125  FALL       1
o_rx_dataZ0Z_0_LC_1_8_6/in3  LogicCell40_SEQ_MODE_1010      0              4586   2125  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_5_LC_2_14_4/lcout
Path End         : rx_data_7_LC_1_11_5/in2
Capture Clock    : rx_data_7_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 2132p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1592
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4593
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_5_LC_2_14_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       7
I__420/I                         Odrv4                          0              3001   1809  FALL       1
I__420/O                         Odrv4                        372              3373   1809  FALL       1
I__426/I                         Span4Mux_v                     0              3373   1809  FALL       1
I__426/O                         Span4Mux_v                   372              3745   1809  FALL       1
I__429/I                         LocalMux                       0              3745   2132  FALL       1
I__429/O                         LocalMux                     309              4053   2132  FALL       1
I__432/I                         InMux                          0              4053   2132  FALL       1
I__432/O                         InMux                        217              4271   2132  FALL       1
rx_data_RNO_0_7_LC_1_11_4/in1    LogicCell40_SEQ_MODE_0000      0              4271   2132  FALL       1
rx_data_RNO_0_7_LC_1_11_4/ltout  LogicCell40_SEQ_MODE_0000    323              4593   2132  RISE       1
I__232/I                         CascadeMux                     0              4593   2132  RISE       1
I__232/O                         CascadeMux                     0              4593   2132  RISE       1
rx_data_7_LC_1_11_5/in2          LogicCell40_SEQ_MODE_1010      0              4593   2132  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_fast_6_LC_1_13_4/lcout
Path End         : rx_data_4_LC_2_12_4/in3
Capture Clock    : rx_data_4_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4671
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_fast_6_LC_1_13_4/lcout     LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__280/I                         LocalMux                       0              3001   1066  FALL       1
I__280/O                         LocalMux                     309              3310   1066  FALL       1
I__284/I                         InMux                          0              3310   2209  FALL       1
I__284/O                         InMux                        217              3527   2209  FALL       1
rx_data_RNO_2_4_LC_1_13_2/in3    LogicCell40_SEQ_MODE_0000      0              3527   2209  FALL       1
rx_data_RNO_2_4_LC_1_13_2/ltout  LogicCell40_SEQ_MODE_0000    267              3794   2209  RISE       1
I__327/I                         CascadeMux                     0              3794   2209  RISE       1
I__327/O                         CascadeMux                     0              3794   2209  RISE       1
rx_data_RNO_1_4_LC_1_13_3/in2    LogicCell40_SEQ_MODE_0000      0              3794   2209  RISE       1
rx_data_RNO_1_4_LC_1_13_3/lcout  LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       1
I__364/I                         LocalMux                       0              4145   2209  FALL       1
I__364/O                         LocalMux                     309              4453   2209  FALL       1
I__365/I                         InMux                          0              4453   2209  FALL       1
I__365/O                         InMux                        217              4671   2209  FALL       1
rx_data_4_LC_2_12_4/in3          LogicCell40_SEQ_MODE_1010      0              4671   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_1_12_7/lcout
Path End         : rx_data_6_LC_2_12_6/in3
Capture Clock    : rx_data_6_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1670
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4671
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_1_12_7/lcout                          LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       6
I__698/I                                         LocalMux                       0              3001   1066  FALL       1
I__698/O                                         LocalMux                     309              3310   1066  FALL       1
I__701/I                                         InMux                          0              3310   2188  FALL       1
I__701/O                                         InMux                        217              3527   2188  FALL       1
modem_serial_data_fast_RNIELQ21_LC_1_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3527   2188  FALL       1
modem_serial_data_fast_RNIELQ21_LC_1_12_1/ltout  LogicCell40_SEQ_MODE_0000    267              3794   2209  RISE       1
I__246/I                                         CascadeMux                     0              3794   2209  RISE       1
I__246/O                                         CascadeMux                     0              3794   2209  RISE       1
rx_data_RNO_0_6_LC_1_12_2/in2                    LogicCell40_SEQ_MODE_0000      0              3794   2209  RISE       1
rx_data_RNO_0_6_LC_1_12_2/lcout                  LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       1
I__361/I                                         LocalMux                       0              4145   2209  FALL       1
I__361/O                                         LocalMux                     309              4453   2209  FALL       1
I__362/I                                         InMux                          0              4453   2209  FALL       1
I__362/O                                         InMux                        217              4671   2209  FALL       1
rx_data_6_LC_2_12_6/in3                          LogicCell40_SEQ_MODE_1010      0              4671   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_4_LC_2_12_4/in0
Capture Clock    : rx_data_4_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout                             LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__979/I                                             LocalMux                       0              3001   1880  FALL       1
I__979/O                                             LocalMux                     309              3310   1880  FALL       1
I__985/I                                             InMux                          0              3310   1880  FALL       1
I__985/O                                             InMux                        217              3527   1880  FALL       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/in3    LogicCell40_SEQ_MODE_0000      0              3527   1880  FALL       1
rx_sampling_clock_reg1_fast_RNI1FOP_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_0000    288              3815   1880  FALL       7
I__369/I                                             Odrv4                          0              3815   2251  FALL       1
I__369/O                                             Odrv4                        372              4187   2251  FALL       1
I__375/I                                             LocalMux                       0              4187   2251  FALL       1
I__375/O                                             LocalMux                     309              4495   2251  FALL       1
I__378/I                                             InMux                          0              4495   2251  FALL       1
I__378/O                                             InMux                        217              4713   2251  FALL       1
rx_data_4_LC_2_12_4/in0                              LogicCell40_SEQ_MODE_1010      0              4713   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : state_1_LC_2_10_1/in3
Capture Clock    : state_1_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2251  FALL       5
I__996/I                                             Odrv4                          0              3001   2251  FALL       1
I__996/O                                             Odrv4                        372              3373   2251  FALL       1
I__998/I                                             LocalMux                       0              3373   2251  FALL       1
I__998/O                                             LocalMux                     309              3682   2251  FALL       1
I__1001/I                                            InMux                          0              3682   2251  FALL       1
I__1001/O                                            InMux                        217              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4187   2251  FALL      20
I__1185/I                                            LocalMux                       0              4187   2251  FALL       1
I__1185/O                                            LocalMux                     309              4495   2251  FALL       1
I__1198/I                                            InMux                          0              4495   2251  FALL       1
I__1198/O                                            InMux                        217              4713   2251  FALL       1
state_1_LC_2_10_1/in3                                LogicCell40_SEQ_MODE_1010      0              4713   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : state_10_LC_2_11_6/in0
Capture Clock    : state_10_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2251  FALL       5
I__996/I                                             Odrv4                          0              3001   2251  FALL       1
I__996/O                                             Odrv4                        372              3373   2251  FALL       1
I__998/I                                             LocalMux                       0              3373   2251  FALL       1
I__998/O                                             LocalMux                     309              3682   2251  FALL       1
I__1001/I                                            InMux                          0              3682   2251  FALL       1
I__1001/O                                            InMux                        217              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4187   2251  FALL      20
I__1187/I                                            LocalMux                       0              4187   2251  FALL       1
I__1187/O                                            LocalMux                     309              4495   2251  FALL       1
I__1203/I                                            InMux                          0              4495   2251  FALL       1
I__1203/O                                            InMux                        217              4713   2251  FALL       1
state_10_LC_2_11_6/in0                               LogicCell40_SEQ_MODE_1010      0              4713   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : state_7_LC_1_10_4/in3
Capture Clock    : state_7_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2251  FALL       5
I__996/I                                             Odrv4                          0              3001   2251  FALL       1
I__996/O                                             Odrv4                        372              3373   2251  FALL       1
I__998/I                                             LocalMux                       0              3373   2251  FALL       1
I__998/O                                             LocalMux                     309              3682   2251  FALL       1
I__1001/I                                            InMux                          0              3682   2251  FALL       1
I__1001/O                                            InMux                        217              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4187   2251  FALL      20
I__1190/I                                            LocalMux                       0              4187   2251  FALL       1
I__1190/O                                            LocalMux                     309              4495   2251  FALL       1
I__1209/I                                            InMux                          0              4495   2251  FALL       1
I__1209/O                                            InMux                        217              4713   2251  FALL       1
state_7_LC_1_10_4/in3                                LogicCell40_SEQ_MODE_1010      0              4713   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_fast_6_LC_1_13_4/lcout
Path End         : state_11_LC_2_11_2/in0
Capture Clock    : state_11_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_fast_6_LC_1_13_4/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__280/I                               LocalMux                       0              3001   1066  FALL       1
I__280/O                               LocalMux                     309              3310   1066  FALL       1
I__282/I                               InMux                          0              3310   2251  FALL       1
I__282/O                               InMux                        217              3527   2251  FALL       1
state_fast_RNIE4LE1_6_LC_1_13_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   2251  FALL       1
state_fast_RNIE4LE1_6_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2251  FALL       2
I__339/I                               Odrv4                          0              3815   2251  FALL       1
I__339/O                               Odrv4                        372              4187   2251  FALL       1
I__340/I                               LocalMux                       0              4187   2251  FALL       1
I__340/O                               LocalMux                     309              4495   2251  FALL       1
I__342/I                               InMux                          0              4495   2251  FALL       1
I__342/O                               InMux                        217              4713   2251  FALL       1
state_11_LC_2_11_2/in0                 LogicCell40_SEQ_MODE_1010      0              4713   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg2_fast_LC_2_14_1/lcout
Path End         : rx_data_6_LC_2_12_6/in1
Capture Clock    : rx_data_6_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg2_fast_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1739  FALL       5
I__436/I                                     LocalMux                       0              3001   2251  FALL       1
I__436/O                                     LocalMux                     309              3310   2251  FALL       1
I__440/I                                     InMux                          0              3310   2251  FALL       1
I__440/O                                     InMux                        217              3527   2251  FALL       1
rx_data_RNO_1_6_LC_2_14_0/in3                LogicCell40_SEQ_MODE_0000      0              3527   2251  FALL       1
rx_data_RNO_1_6_LC_2_14_0/lcout              LogicCell40_SEQ_MODE_0000    288              3815   2251  FALL       1
I__445/I                                     Odrv4                          0              3815   2251  FALL       1
I__445/O                                     Odrv4                        372              4187   2251  FALL       1
I__446/I                                     LocalMux                       0              4187   2251  FALL       1
I__446/O                                     LocalMux                     309              4495   2251  FALL       1
I__447/I                                     InMux                          0              4495   2251  FALL       1
I__447/O                                     InMux                        217              4713   2251  FALL       1
rx_data_6_LC_2_12_6/in1                      LogicCell40_SEQ_MODE_1010      0              4713   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_7_LC_1_11_5/ce
Capture Clock    : rx_data_7_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1768
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__662/I                          LocalMux                       0              3906   2307  FALL       1
I__662/O                          LocalMux                     309              4215   2307  FALL       1
I__666/I                          CEMux                          0              4215   2307  FALL       1
I__666/O                          CEMux                        554              4769   2307  FALL       1
rx_data_7_LC_1_11_5/ce            LogicCell40_SEQ_MODE_1010      0              4769   2307  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_5_LC_1_11_3/ce
Capture Clock    : rx_data_5_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1768
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__662/I                          LocalMux                       0              3906   2307  FALL       1
I__662/O                          LocalMux                     309              4215   2307  FALL       1
I__666/I                          CEMux                          0              4215   2307  FALL       1
I__666/O                          CEMux                        554              4769   2307  FALL       1
rx_data_5_LC_1_11_3/ce            LogicCell40_SEQ_MODE_1010      0              4769   2307  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_3_LC_1_11_1/ce
Capture Clock    : rx_data_3_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1768
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__662/I                          LocalMux                       0              3906   2307  FALL       1
I__662/O                          LocalMux                     309              4215   2307  FALL       1
I__666/I                          CEMux                          0              4215   2307  FALL       1
I__666/O                          CEMux                        554              4769   2307  FALL       1
rx_data_3_LC_1_11_1/ce            LogicCell40_SEQ_MODE_1010      0              4769   2307  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_begin_LC_5_10_0/lcout
Path End         : timeout_counter_0_LC_4_9_0/in0
Capture Clock    : timeout_counter_0_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1803
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_begin_LC_5_10_0/lcout           LogicCell40_SEQ_MODE_1011    540              3001   1971  FALL       3
I__809/I                                        LocalMux                       0              3001   1971  FALL       1
I__809/O                                        LocalMux                     309              3310   1971  FALL       1
I__812/I                                        InMux                          0              3310   1971  FALL       1
I__812/O                                        InMux                        217              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       6
I__537/I                                        Odrv4                          0              3906   2342  FALL       1
I__537/O                                        Odrv4                        372              4278   2342  FALL       1
I__542/I                                        LocalMux                       0              4278   2342  FALL       1
I__542/O                                        LocalMux                     309              4586   2342  FALL       1
I__544/I                                        InMux                          0              4586   2342  FALL       1
I__544/O                                        InMux                        217              4804   2342  FALL       1
timeout_counter_0_LC_4_9_0/in0                  LogicCell40_SEQ_MODE_1010      0              4804   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_3_LC_1_11_1/lcout
Path End         : break_interrupt_LC_2_9_4/in3
Capture Clock    : break_interrupt_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1803
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_3_LC_1_11_1/lcout             LogicCell40_SEQ_MODE_1010    540              3001   1375  FALL       4
I__920/I                              Odrv4                          0              3001   2342  FALL       1
I__920/O                              Odrv4                        372              3373   2342  FALL       1
I__923/I                              LocalMux                       0              3373   2342  FALL       1
I__923/O                              LocalMux                     309              3682   2342  FALL       1
I__927/I                              InMux                          0              3682   2342  FALL       1
I__927/O                              InMux                        217              3899   2342  FALL       1
break_interrupt_RNO_1_LC_2_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3899   2342  FALL       1
break_interrupt_RNO_1_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    379              4278   2342  FALL       1
I__329/I                              LocalMux                       0              4278   2342  FALL       1
I__329/O                              LocalMux                     309              4586   2342  FALL       1
I__330/I                              InMux                          0              4586   2342  FALL       1
I__330/O                              InMux                        217              4804   2342  FALL       1
break_interrupt_LC_2_9_4/in3          LogicCell40_SEQ_MODE_1010      0              4804   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_begin_LC_5_10_0/lcout
Path End         : timeout_counter_2_LC_4_9_2/in0
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1803
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_begin_LC_5_10_0/lcout           LogicCell40_SEQ_MODE_1011    540              3001   1971  FALL       3
I__809/I                                        LocalMux                       0              3001   1971  FALL       1
I__809/O                                        LocalMux                     309              3310   1971  FALL       1
I__812/I                                        InMux                          0              3310   1971  FALL       1
I__812/O                                        InMux                        217              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
timeout_counter_begin_RNIPR8U2_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       6
I__537/I                                        Odrv4                          0              3906   2342  FALL       1
I__537/O                                        Odrv4                        372              4278   2342  FALL       1
I__542/I                                        LocalMux                       0              4278   2342  FALL       1
I__542/O                                        LocalMux                     309              4586   2342  FALL       1
I__545/I                                        InMux                          0              4586   2342  FALL       1
I__545/O                                        InMux                        217              4804   2342  FALL       1
timeout_counter_2_LC_4_9_2/in0                  LogicCell40_SEQ_MODE_1010      0              4804   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_2_LC_1_12_7/lcout
Path End         : rx_data_8_LC_4_12_2/in3
Capture Clock    : rx_data_8_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1810
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4811
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_2_LC_1_12_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       6
I__698/I                         LocalMux                       0              3001   1066  FALL       1
I__698/O                         LocalMux                     309              3310   1066  FALL       1
I__702/I                         InMux                          0              3310   2350  FALL       1
I__702/O                         InMux                        217              3527   2350  FALL       1
rx_data_RNO_0_8_LC_1_12_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   2350  FALL       1
rx_data_RNO_0_8_LC_1_12_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2350  FALL       1
I__673/I                         Odrv4                          0              3913   2350  FALL       1
I__673/O                         Odrv4                        372              4285   2350  FALL       1
I__674/I                         LocalMux                       0              4285   2350  FALL       1
I__674/O                         LocalMux                     309              4593   2350  FALL       1
I__675/I                         InMux                          0              4593   2350  FALL       1
I__675/O                         InMux                        217              4811   2350  FALL       1
rx_data_8_LC_4_12_2/in3          LogicCell40_SEQ_MODE_1010      0              4811   2350  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clear_line_status_LC_5_9_4/lcout
Path End         : break_interrupt_LC_2_9_4/in0
Capture Clock    : break_interrupt_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1810
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4811
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clear_line_status_LC_5_9_4/lcout      LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__953/I                              Odrv4                          0              3001   2251  FALL       1
I__953/O                              Odrv4                        372              3373   2251  FALL       1
I__956/I                              LocalMux                       0              3373   2251  FALL       1
I__956/O                              LocalMux                     309              3682   2251  FALL       1
I__960/I                              InMux                          0              3682   2350  FALL       1
I__960/O                              InMux                        217              3899   2350  FALL       1
break_interrupt_RNO_3_LC_2_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3899   2350  FALL       1
break_interrupt_RNO_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2350  FALL       1
I__334/I                              LocalMux                       0              4285   2350  FALL       1
I__334/O                              LocalMux                     309              4593   2350  FALL       1
I__335/I                              InMux                          0              4593   2350  FALL       1
I__335/O                              InMux                        217              4811   2350  FALL       1
break_interrupt_LC_2_9_4/in0          LogicCell40_SEQ_MODE_1010      0              4811   2350  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : rx_data_0_LC_2_12_1/in3
Capture Clock    : rx_data_0_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1810
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4811
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout         LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__1143/I                        LocalMux                       0              3001   2350  FALL       1
I__1143/O                        LocalMux                     309              3310   2350  FALL       1
I__1154/I                        InMux                          0              3310   2350  FALL       1
I__1154/O                        InMux                        217              3527   2350  FALL       1
rx_data_RNO_0_0_LC_2_12_2/in0    LogicCell40_SEQ_MODE_0000      0              3527   2350  FALL       1
rx_data_RNO_0_0_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_0000    386              3913   2350  FALL       1
I__379/I                         Odrv4                          0              3913   2350  FALL       1
I__379/O                         Odrv4                        372              4285   2350  FALL       1
I__380/I                         LocalMux                       0              4285   2350  FALL       1
I__380/O                         LocalMux                     309              4593   2350  FALL       1
I__381/I                         InMux                          0              4593   2350  FALL       1
I__381/O                         InMux                        217              4811   2350  FALL       1
rx_data_0_LC_2_12_1/in3          LogicCell40_SEQ_MODE_1010      0              4811   2350  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_9_LC_4_12_1/in0
Capture Clock    : rx_data_9_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1810
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4811
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__980/I                           LocalMux                       0              3001   1431  FALL       1
I__980/O                           LocalMux                     309              3310   1431  FALL       1
I__986/I                           InMux                          0              3310   1431  FALL       1
I__986/O                           InMux                        217              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       7
I__676/I                           Odrv4                          0              3913   2350  FALL       1
I__676/O                           Odrv4                        372              4285   2350  FALL       1
I__679/I                           LocalMux                       0              4285   2350  FALL       1
I__679/O                           LocalMux                     309              4593   2350  FALL       1
I__686/I                           InMux                          0              4593   2350  FALL       1
I__686/O                           InMux                        217              4811   2350  FALL       1
rx_data_9_LC_4_12_1/in0            LogicCell40_SEQ_MODE_1010      0              4811   2350  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_8_LC_4_12_2/in2
Capture Clock    : rx_data_8_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1810
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4811
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__980/I                           LocalMux                       0              3001   1431  FALL       1
I__980/O                           LocalMux                     309              3310   1431  FALL       1
I__986/I                           InMux                          0              3310   1431  FALL       1
I__986/O                           InMux                        217              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3527   1431  FALL       1
state_RNIM5373_10_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       7
I__676/I                           Odrv4                          0              3913   2350  FALL       1
I__676/O                           Odrv4                        372              4285   2350  FALL       1
I__680/I                           LocalMux                       0              4285   2350  FALL       1
I__680/O                           LocalMux                     309              4593   2350  FALL       1
I__687/I                           InMux                          0              4593   2350  FALL       1
I__687/O                           InMux                        217              4811   2350  FALL       1
I__688/I                           CascadeMux                     0              4811   2350  FALL       1
I__688/O                           CascadeMux                     0              4811   2350  FALL       1
rx_data_8_LC_4_12_2/in2            LogicCell40_SEQ_MODE_1010      0              4811   2350  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : framing_error_LC_7_10_0/in1
Capture Clock    : framing_error_LC_7_10_0/clk
Hold Constraint  : 0p
Path slack       : 2434p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1894
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4895
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1129  RISE      10
I__1104/I                         Odrv4                          0              3001   2434  RISE       1
I__1104/O                         Odrv4                        351              3352   2434  RISE       1
I__1108/I                         Span4Mux_v                     0              3352   2434  RISE       1
I__1108/O                         Span4Mux_v                   351              3703   2434  RISE       1
I__1116/I                         Span4Mux_h                     0              3703   2434  RISE       1
I__1116/O                         Span4Mux_h                   302              4004   2434  RISE       1
I__1121/I                         Span4Mux_h                     0              4004   2434  RISE       1
I__1121/O                         Span4Mux_h                   302              4306   2434  RISE       1
I__1127/I                         LocalMux                       0              4306   2434  RISE       1
I__1127/O                         LocalMux                     330              4636   2434  RISE       1
I__1131/I                         InMux                          0              4636   2434  RISE       1
I__1131/O                         InMux                        259              4895   2434  RISE       1
framing_error_LC_7_10_0/in1       LogicCell40_SEQ_MODE_1010      0              4895   2434  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : stick_parity_bit_LC_5_11_5/in2
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Hold Constraint  : 0p
Path slack       : 2483p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1943
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4944
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1129  RISE      10
I__1104/I                         Odrv4                          0              3001   2434  RISE       1
I__1104/O                         Odrv4                        351              3352   2434  RISE       1
I__1108/I                         Span4Mux_v                     0              3352   2434  RISE       1
I__1108/O                         Span4Mux_v                   351              3703   2434  RISE       1
I__1116/I                         Span4Mux_h                     0              3703   2434  RISE       1
I__1116/O                         Span4Mux_h                   302              4004   2434  RISE       1
I__1120/I                         Span4Mux_v                     0              4004   2483  RISE       1
I__1120/O                         Span4Mux_v                   351              4355   2483  RISE       1
I__1126/I                         LocalMux                       0              4355   2483  RISE       1
I__1126/O                         LocalMux                     330              4685   2483  RISE       1
I__1130/I                         InMux                          0              4685   2483  RISE       1
I__1130/O                         InMux                        259              4944   2483  RISE       1
I__1133/I                         CascadeMux                     0              4944   2483  RISE       1
I__1133/O                         CascadeMux                     0              4944   2483  RISE       1
stick_parity_bit_LC_5_11_5/in2    LogicCell40_SEQ_MODE_1010      0              4944   2483  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : rx_data_2_LC_2_13_6/in1
Capture Clock    : rx_data_2_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 2483p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1943
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4944
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout  LogicCell40_SEQ_MODE_1010    540              3001   2251  FALL       5
I__997/I                                     LocalMux                       0              3001   2483  FALL       1
I__997/O                                     LocalMux                     309              3310   2483  FALL       1
I__1000/I                                    InMux                          0              3310   2483  FALL       1
I__1000/O                                    InMux                        217              3527   2483  FALL       1
rx_data_RNO_0_2_LC_4_12_3/in3                LogicCell40_SEQ_MODE_0000      0              3527   2483  FALL       1
rx_data_RNO_0_2_LC_4_12_3/lcout              LogicCell40_SEQ_MODE_0000    288              3815   2483  FALL       1
I__613/I                                     Odrv4                          0              3815   2483  FALL       1
I__613/O                                     Odrv4                        372              4187   2483  FALL       1
I__614/I                                     Span4Mux_s3_h                  0              4187   2483  FALL       1
I__614/O                                     Span4Mux_s3_h                231              4418   2483  FALL       1
I__615/I                                     LocalMux                       0              4418   2483  FALL       1
I__615/O                                     LocalMux                     309              4727   2483  FALL       1
I__616/I                                     InMux                          0              4727   2483  FALL       1
I__616/O                                     InMux                        217              4944   2483  FALL       1
rx_data_2_LC_2_13_6/in1                      LogicCell40_SEQ_MODE_1010      0              4944   2483  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_4_LC_2_12_4/lcout
Path End         : check_bit_LC_6_12_3/in0
Capture Clock    : check_bit_LC_6_12_3/clk
Hold Constraint  : 0p
Path slack       : 2511p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   1971
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4972
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_4_LC_2_12_4/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1375  FALL       4
I__910/I                         Odrv12                         0              3001   2511  FALL       1
I__910/O                         Odrv12                       540              3541   2511  FALL       1
I__914/I                         LocalMux                       0              3541   2511  FALL       1
I__914/O                         LocalMux                     309              3850   2511  FALL       1
I__918/I                         InMux                          0              3850   2511  FALL       1
I__918/O                         InMux                        217              4067   2511  FALL       1
check_bit_RNO_1_LC_5_12_5/in1    LogicCell40_SEQ_MODE_0000      0              4067   2511  FALL       1
check_bit_RNO_1_LC_5_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              4446   2511  FALL       1
I__1183/I                        LocalMux                       0              4446   2511  FALL       1
I__1183/O                        LocalMux                     309              4755   2511  FALL       1
I__1184/I                        InMux                          0              4755   2511  FALL       1
I__1184/O                        InMux                        217              4972   2511  FALL       1
check_bit_LC_6_12_3/in0          LogicCell40_SEQ_MODE_1010      0              4972   2511  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_3_LC_4_9_3/lcout
Path End         : timeout_counter_4_LC_4_11_0/in2
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 2602p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2062
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5063
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_3_LC_4_9_3/lcout        LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__575/I                                LocalMux                       0              3001   1066  FALL       1
I__575/O                                LocalMux                     309              3310   1066  FALL       1
I__578/I                                InMux                          0              3310   1066  FALL       1
I__578/O                                InMux                        217              3527   1066  FALL       1
I__580/I                                CascadeMux                     0              3527   1066  FALL       1
I__580/O                                CascadeMux                     0              3527   1066  FALL       1
timeout_counter_3_LC_4_9_3/in2          LogicCell40_SEQ_MODE_1010      0              3527   2602  FALL       1
timeout_counter_3_LC_4_9_3/carryout     LogicCell40_SEQ_MODE_1010    133              3661   2602  FALL       2
I__514/I                                InMux                          0              3661   2602  FALL       1
I__514/O                                InMux                        217              3878   2602  FALL       1
timeout_counter_RNO_0_4_LC_4_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3878   2602  FALL       1
timeout_counter_RNO_0_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              4166   2602  FALL       1
I__560/I                                Odrv4                          0              4166   2602  FALL       1
I__560/O                                Odrv4                        372              4537   2602  FALL       1
I__561/I                                LocalMux                       0              4537   2602  FALL       1
I__561/O                                LocalMux                     309              4846   2602  FALL       1
I__562/I                                InMux                          0              4846   2602  FALL       1
I__562/O                                InMux                        217              5063   2602  FALL       1
I__563/I                                CascadeMux                     0              5063   2602  FALL       1
I__563/O                                CascadeMux                     0              5063   2602  FALL       1
timeout_counter_4_LC_4_11_0/in2         LogicCell40_SEQ_MODE_1010      0              5063   2602  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : state_2_LC_1_12_7/in1
Capture Clock    : state_2_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2083
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2251  FALL       5
I__996/I                                             Odrv4                          0              3001   2251  FALL       1
I__996/O                                             Odrv4                        372              3373   2251  FALL       1
I__998/I                                             LocalMux                       0              3373   2251  FALL       1
I__998/O                                             LocalMux                     309              3682   2251  FALL       1
I__1001/I                                            InMux                          0              3682   2251  FALL       1
I__1001/O                                            InMux                        217              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4187   2251  FALL      20
I__1188/I                                            Odrv4                          0              4187   2623  FALL       1
I__1188/O                                            Odrv4                        372              4558   2623  FALL       1
I__1205/I                                            LocalMux                       0              4558   2623  FALL       1
I__1205/O                                            LocalMux                     309              4867   2623  FALL       1
I__1221/I                                            InMux                          0              4867   2623  FALL       1
I__1221/O                                            InMux                        217              5084   2623  FALL       1
state_2_LC_1_12_7/in1                                LogicCell40_SEQ_MODE_1010      0              5084   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : state_9_LC_1_9_3/in3
Capture Clock    : state_9_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2083
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2251  FALL       5
I__996/I                                             Odrv4                          0              3001   2251  FALL       1
I__996/O                                             Odrv4                        372              3373   2251  FALL       1
I__998/I                                             LocalMux                       0              3373   2251  FALL       1
I__998/O                                             LocalMux                     309              3682   2251  FALL       1
I__1001/I                                            InMux                          0              3682   2251  FALL       1
I__1001/O                                            InMux                        217              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4187   2251  FALL      20
I__1195/I                                            Odrv4                          0              4187   2623  FALL       1
I__1195/O                                            Odrv4                        372              4558   2623  FALL       1
I__1215/I                                            LocalMux                       0              4558   2623  FALL       1
I__1215/O                                            LocalMux                     309              4867   2623  FALL       1
I__1224/I                                            InMux                          0              4867   2623  FALL       1
I__1224/O                                            InMux                        217              5084   2623  FALL       1
state_9_LC_1_9_3/in3                                 LogicCell40_SEQ_MODE_1010      0              5084   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_4_LC_2_14_6/lcout
Path End         : rx_data_7_LC_1_11_5/in0
Capture Clock    : rx_data_7_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2083
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5084
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_4_LC_2_14_6/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       6
I__404/I                         LocalMux                       0              3001   2623  FALL       1
I__404/O                         LocalMux                     309              3310   2623  FALL       1
I__409/I                         InMux                          0              3310   2623  FALL       1
I__409/O                         InMux                        217              3527   2623  FALL       1
rx_data_RNO_1_7_LC_1_15_7/in3    LogicCell40_SEQ_MODE_0000      0              3527   2623  FALL       1
rx_data_RNO_1_7_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2623  FALL       1
I__265/I                         Odrv4                          0              3815   2623  FALL       1
I__265/O                         Odrv4                        372              4187   2623  FALL       1
I__266/I                         Span4Mux_v                     0              4187   2623  FALL       1
I__266/O                         Span4Mux_v                   372              4558   2623  FALL       1
I__267/I                         LocalMux                       0              4558   2623  FALL       1
I__267/O                         LocalMux                     309              4867   2623  FALL       1
I__268/I                         InMux                          0              4867   2623  FALL       1
I__268/O                         InMux                        217              5084   2623  FALL       1
rx_data_7_LC_1_11_5/in0          LogicCell40_SEQ_MODE_1010      0              5084   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_LC_2_15_3/lcout
Path End         : rx_data_8_LC_4_12_2/in0
Capture Clock    : rx_data_8_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 2658p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2118
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5119
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__708/I                                LocalMux                       0              3001   1066  FALL       1
I__708/O                                LocalMux                     309              3310   1066  FALL       1
I__715/I                                InMux                          0              3310   2658  FALL       1
I__715/O                                InMux                        217              3527   2658  FALL       1
rx_data_RNO_1_8_LC_2_14_7/in1           LogicCell40_SEQ_MODE_0000      0              3527   2658  FALL       1
rx_data_RNO_1_8_LC_2_14_7/lcout         LogicCell40_SEQ_MODE_0000    379              3906   2658  FALL       1
I__689/I                                Odrv4                          0              3906   2658  FALL       1
I__689/O                                Odrv4                        372              4278   2658  FALL       1
I__690/I                                Span4Mux_h                     0              4278   2658  FALL       1
I__690/O                                Span4Mux_h                   316              4593   2658  FALL       1
I__691/I                                LocalMux                       0              4593   2658  FALL       1
I__691/O                                LocalMux                     309              4902   2658  FALL       1
I__692/I                                InMux                          0              4902   2658  FALL       1
I__692/O                                InMux                        217              5119   2658  FALL       1
rx_data_8_LC_4_12_2/in0                 LogicCell40_SEQ_MODE_1010      0              5119   2658  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeout_counter_3_LC_4_9_3/lcout
Path End         : timeout_counter_5_LC_4_11_1/in3
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 2708p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2168
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5169
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
timeout_counter_3_LC_4_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       3
I__575/I                                   LocalMux                       0              3001   1066  FALL       1
I__575/O                                   LocalMux                     309              3310   1066  FALL       1
I__578/I                                   InMux                          0              3310   1066  FALL       1
I__578/O                                   InMux                        217              3527   1066  FALL       1
I__580/I                                   CascadeMux                     0              3527   1066  FALL       1
I__580/O                                   CascadeMux                     0              3527   1066  FALL       1
timeout_counter_3_LC_4_9_3/in2             LogicCell40_SEQ_MODE_1010      0              3527   2602  FALL       1
timeout_counter_3_LC_4_9_3/carryout        LogicCell40_SEQ_MODE_1010    133              3661   2602  FALL       2
timeout_counter_RNO_0_4_LC_4_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              3661   2707  FALL       1
timeout_counter_RNO_0_4_LC_4_9_4/carryout  LogicCell40_SEQ_MODE_0000    105              3766   2707  FALL       1
I__513/I                                   InMux                          0              3766   2707  FALL       1
I__513/O                                   InMux                        217              3983   2707  FALL       1
timeout_counter_RNO_0_5_LC_4_9_5/in3       LogicCell40_SEQ_MODE_0000      0              3983   2707  FALL       1
timeout_counter_RNO_0_5_LC_4_9_5/lcout     LogicCell40_SEQ_MODE_0000    288              4271   2707  FALL       1
I__532/I                                   Odrv4                          0              4271   2707  FALL       1
I__532/O                                   Odrv4                        372              4643   2707  FALL       1
I__533/I                                   LocalMux                       0              4643   2707  FALL       1
I__533/O                                   LocalMux                     309              4951   2707  FALL       1
I__534/I                                   InMux                          0              4951   2707  FALL       1
I__534/O                                   InMux                        217              5169   2707  FALL       1
timeout_counter_5_LC_4_11_1/in3            LogicCell40_SEQ_MODE_1010      0              5169   2707  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_10_LC_2_11_6/lcout
Path End         : rx_data_1_LC_2_13_3/in3
Capture Clock    : rx_data_1_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 2722p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2182
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5183
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_10_LC_2_11_6/lcout         LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__981/I                         Odrv4                          0              3001   1760  FALL       1
I__981/O                         Odrv4                        372              3373   1760  FALL       1
I__987/I                         LocalMux                       0              3373   1760  FALL       1
I__987/O                         LocalMux                     309              3682   1760  FALL       1
I__992/I                         InMux                          0              3682   2721  FALL       1
I__992/O                         InMux                        217              3899   2721  FALL       1
rx_data_RNO_0_1_LC_2_13_0/in0    LogicCell40_SEQ_MODE_0000      0              3899   2721  FALL       1
rx_data_RNO_0_1_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2721  FALL       1
I__356/I                         Odrv4                          0              4285   2721  FALL       1
I__356/O                         Odrv4                        372              4657   2721  FALL       1
I__357/I                         LocalMux                       0              4657   2721  FALL       1
I__357/O                         LocalMux                     309              4965   2721  FALL       1
I__358/I                         InMux                          0              4965   2721  FALL       1
I__358/O                         InMux                        217              5183   2721  FALL       1
rx_data_1_LC_2_13_3/in3          LogicCell40_SEQ_MODE_1010      0              5183   2721  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_5_LC_4_11_1/ce
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2217
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5218
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__546/I                             LocalMux                       0              3001   1978  FALL       1
I__546/O                             LocalMux                     309              3310   1978  FALL       1
I__549/I                             InMux                          0              3310   2756  FALL       1
I__549/O                             InMux                        217              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       6
I__519/I                             Odrv12                         0              3815   2756  FALL       1
I__519/O                             Odrv12                       540              4355   2756  FALL       1
I__520/I                             LocalMux                       0              4355   2756  FALL       1
I__520/O                             LocalMux                     309              4664   2756  FALL       1
I__522/I                             CEMux                          0              4664   2756  FALL       1
I__522/O                             CEMux                        554              5218   2756  FALL       1
timeout_counter_5_LC_4_11_1/ce       LogicCell40_SEQ_MODE_1010      0              5218   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_4_LC_4_11_0/ce
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2217
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5218
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__546/I                             LocalMux                       0              3001   1978  FALL       1
I__546/O                             LocalMux                     309              3310   1978  FALL       1
I__549/I                             InMux                          0              3310   2756  FALL       1
I__549/O                             InMux                        217              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       6
I__519/I                             Odrv12                         0              3815   2756  FALL       1
I__519/O                             Odrv12                       540              4355   2756  FALL       1
I__520/I                             LocalMux                       0              4355   2756  FALL       1
I__520/O                             LocalMux                     309              4664   2756  FALL       1
I__522/I                             CEMux                          0              4664   2756  FALL       1
I__522/O                             CEMux                        554              5218   2756  FALL       1
timeout_counter_4_LC_4_11_0/ce       LogicCell40_SEQ_MODE_1010      0              5218   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_0_LC_2_10_5/lcout
Path End         : timeout_counter_begin_LC_5_10_0/ce
Capture Clock    : timeout_counter_begin_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2217
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5218
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_0_LC_2_10_5/lcout                    LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL       6
I__816/I                                   LocalMux                       0              3001   1066  FALL       1
I__816/O                                   LocalMux                     309              3310   1066  FALL       1
I__820/I                                   InMux                          0              3310   2756  FALL       1
I__820/O                                   InMux                        217              3527   2756  FALL       1
timeout_counter_begin_RNO_LC_2_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   2756  FALL       1
timeout_counter_begin_RNO_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       1
I__805/I                                   Odrv12                         0              3815   2756  FALL       1
I__805/O                                   Odrv12                       540              4355   2756  FALL       1
I__806/I                                   LocalMux                       0              4355   2756  FALL       1
I__806/O                                   LocalMux                     309              4664   2756  FALL       1
I__807/I                                   CEMux                          0              4664   2756  FALL       1
I__807/O                                   CEMux                        554              5218   2756  FALL       1
timeout_counter_begin_LC_5_10_0/ce         LogicCell40_SEQ_MODE_1011      0              5218   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : stick_parity_bit_LC_5_11_5/in3
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2252
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5253
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2251  FALL       5
I__996/I                                             Odrv4                          0              3001   2251  FALL       1
I__996/O                                             Odrv4                        372              3373   2251  FALL       1
I__998/I                                             LocalMux                       0              3373   2251  FALL       1
I__998/O                                             LocalMux                     309              3682   2251  FALL       1
I__1001/I                                            InMux                          0              3682   2251  FALL       1
I__1001/O                                            InMux                        217              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4187   2251  FALL      20
I__1186/I                                            Odrv12                         0              4187   2791  FALL       1
I__1186/O                                            Odrv12                       540              4727   2791  FALL       1
I__1200/I                                            LocalMux                       0              4727   2791  FALL       1
I__1200/O                                            LocalMux                     309              5035   2791  FALL       1
I__1218/I                                            InMux                          0              5035   2791  FALL       1
I__1218/O                                            InMux                        217              5253   2791  FALL       1
stick_parity_bit_LC_5_11_5/in3                       LogicCell40_SEQ_MODE_1010      0              5253   2791  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : state_8_LC_1_13_1/in1
Capture Clock    : state_8_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2252
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5253
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   2251  FALL       5
I__996/I                                             Odrv4                          0              3001   2251  FALL       1
I__996/O                                             Odrv4                        372              3373   2251  FALL       1
I__998/I                                             LocalMux                       0              3373   2251  FALL       1
I__998/O                                             LocalMux                     309              3682   2251  FALL       1
I__1001/I                                            InMux                          0              3682   2251  FALL       1
I__1001/O                                            InMux                        217              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3899   2251  FALL       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4187   2251  FALL      20
I__1191/I                                            Odrv4                          0              4187   2791  FALL       1
I__1191/O                                            Odrv4                        372              4558   2791  FALL       1
I__1210/I                                            Span4Mux_s1_h                  0              4558   2791  FALL       1
I__1210/O                                            Span4Mux_s1_h                168              4727   2791  FALL       1
I__1223/I                                            LocalMux                       0              4727   2791  FALL       1
I__1223/O                                            LocalMux                     309              5035   2791  FALL       1
I__1227/I                                            InMux                          0              5035   2791  FALL       1
I__1227/O                                            InMux                        217              5253   2791  FALL       1
state_8_LC_1_13_1/in1                                LogicCell40_SEQ_MODE_1010      0              5253   2791  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_6_LC_2_12_6/ce
Capture Clock    : rx_data_6_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 2848p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2308
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5309
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__661/I                          Odrv12                         0              3906   2847  FALL       1
I__661/O                          Odrv12                       540              4446   2847  FALL       1
I__664/I                          LocalMux                       0              4446   2847  FALL       1
I__664/O                          LocalMux                     309              4755   2847  FALL       1
I__668/I                          CEMux                          0              4755   2847  FALL       1
I__668/O                          CEMux                        554              5309   2847  FALL       1
rx_data_6_LC_2_12_6/ce            LogicCell40_SEQ_MODE_1010      0              5309   2847  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_4_LC_2_12_4/ce
Capture Clock    : rx_data_4_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 2848p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2308
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5309
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__661/I                          Odrv12                         0              3906   2847  FALL       1
I__661/O                          Odrv12                       540              4446   2847  FALL       1
I__664/I                          LocalMux                       0              4446   2847  FALL       1
I__664/O                          LocalMux                     309              4755   2847  FALL       1
I__668/I                          CEMux                          0              4755   2847  FALL       1
I__668/O                          CEMux                        554              5309   2847  FALL       1
rx_data_4_LC_2_12_4/ce            LogicCell40_SEQ_MODE_1010      0              5309   2847  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_0_LC_2_12_1/ce
Capture Clock    : rx_data_0_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 2848p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2308
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5309
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__661/I                          Odrv12                         0              3906   2847  FALL       1
I__661/O                          Odrv12                       540              4446   2847  FALL       1
I__664/I                          LocalMux                       0              4446   2847  FALL       1
I__664/O                          LocalMux                     309              4755   2847  FALL       1
I__668/I                          CEMux                          0              4755   2847  FALL       1
I__668/O                          CEMux                        554              5309   2847  FALL       1
rx_data_0_LC_2_12_1/ce            LogicCell40_SEQ_MODE_1010      0              5309   2847  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_3_LC_1_12_0/lcout
Path End         : rx_data_9_LC_4_12_1/in3
Capture Clock    : rx_data_9_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 2890p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2350
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5351
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_3_LC_1_12_0/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1438  FALL       6
I__390/I                         Odrv4                          0              3001   1438  FALL       1
I__390/O                         Odrv4                        372              3373   1438  FALL       1
I__394/I                         LocalMux                       0              3373   1438  FALL       1
I__394/O                         LocalMux                     309              3682   1438  FALL       1
I__399/I                         InMux                          0              3682   2890  FALL       1
I__399/O                         InMux                        217              3899   2890  FALL       1
rx_data_RNO_0_9_LC_1_12_6/in0    LogicCell40_SEQ_MODE_0000      0              3899   2890  FALL       1
rx_data_RNO_0_9_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2890  FALL       1
I__693/I                         Odrv12                         0              4285   2890  FALL       1
I__693/O                         Odrv12                       540              4825   2890  FALL       1
I__694/I                         LocalMux                       0              4825   2890  FALL       1
I__694/O                         LocalMux                     309              5133   2890  FALL       1
I__695/I                         InMux                          0              5133   2890  FALL       1
I__695/O                         InMux                        217              5351   2890  FALL       1
rx_data_9_LC_4_12_1/in3          LogicCell40_SEQ_MODE_1010      0              5351   2890  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_7_LC_1_10_4/lcout
Path End         : state_11_LC_2_11_2/in1
Capture Clock    : state_11_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2455
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5456
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_7_LC_1_10_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       7
I__742/I                         Odrv4                          0              3001   2995  FALL       1
I__742/O                         Odrv4                        372              3373   2995  FALL       1
I__748/I                         Span4Mux_v                     0              3373   2995  FALL       1
I__748/O                         Span4Mux_v                   372              3745   2995  FALL       1
I__755/I                         LocalMux                       0              3745   2995  FALL       1
I__755/O                         LocalMux                     309              4053   2995  FALL       1
I__757/I                         InMux                          0              4053   2995  FALL       1
I__757/O                         InMux                        217              4271   2995  FALL       1
state_RNI0IHQ_7_LC_4_11_5/in3    LogicCell40_SEQ_MODE_0000      0              4271   2995  FALL       1
state_RNI0IHQ_7_LC_4_11_5/lcout  LogicCell40_SEQ_MODE_0000    288              4558   2995  FALL       2
I__736/I                         Odrv4                          0              4558   2995  FALL       1
I__736/O                         Odrv4                        372              4930   2995  FALL       1
I__738/I                         LocalMux                       0              4930   2995  FALL       1
I__738/O                         LocalMux                     309              5239   2995  FALL       1
I__740/I                         InMux                          0              5239   2995  FALL       1
I__740/O                         InMux                        217              5456   2995  FALL       1
state_11_LC_2_11_2/in1           LogicCell40_SEQ_MODE_1010      0              5456   2995  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_1_LC_2_10_1/lcout
Path End         : data_validation_LC_1_14_0/ce
Capture Clock    : data_validation_LC_1_14_0/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2511
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5512
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_1_LC_2_10_1/lcout              LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       9
I__1084/I                            LocalMux                       0              3001   3051  FALL       1
I__1084/O                            LocalMux                     309              3310   3051  FALL       1
I__1093/I                            InMux                          0              3310   3051  FALL       1
I__1093/O                            InMux                        217              3527   3051  FALL       1
data_validation_RNO_LC_2_11_0/in1    LogicCell40_SEQ_MODE_0000      0              3527   3051  FALL       1
data_validation_RNO_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_0000    379              3906   3051  FALL       1
I__352/I                             Odrv4                          0              3906   3051  FALL       1
I__352/O                             Odrv4                        372              4278   3051  FALL       1
I__353/I                             Span4Mux_v                     0              4278   3051  FALL       1
I__353/O                             Span4Mux_v                   372              4650   3051  FALL       1
I__354/I                             LocalMux                       0              4650   3051  FALL       1
I__354/O                             LocalMux                     309              4958   3051  FALL       1
I__355/I                             CEMux                          0              4958   3051  FALL       1
I__355/O                             CEMux                        554              5512   3051  FALL       1
data_validation_LC_1_14_0/ce         LogicCell40_SEQ_MODE_1010      0              5512   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_3_LC_4_9_3/ce
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 3205p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2665
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5666
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__546/I                             LocalMux                       0              3001   1978  FALL       1
I__546/O                             LocalMux                     309              3310   1978  FALL       1
I__549/I                             InMux                          0              3310   2756  FALL       1
I__549/O                             InMux                        217              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       6
I__519/I                             Odrv12                         0              3815   2756  FALL       1
I__519/O                             Odrv12                       540              4355   2756  FALL       1
I__521/I                             Sp12to4                        0              4355   3205  FALL       1
I__521/O                             Sp12to4                      449              4804   3205  FALL       1
I__523/I                             LocalMux                       0              4804   3205  FALL       1
I__523/O                             LocalMux                     309              5112   3205  FALL       1
I__524/I                             CEMux                          0              5112   3205  FALL       1
I__524/O                             CEMux                        554              5666   3205  FALL       1
timeout_counter_3_LC_4_9_3/ce        LogicCell40_SEQ_MODE_1010      0              5666   3205  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_2_LC_4_9_2/ce
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 3205p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2665
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5666
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__546/I                             LocalMux                       0              3001   1978  FALL       1
I__546/O                             LocalMux                     309              3310   1978  FALL       1
I__549/I                             InMux                          0              3310   2756  FALL       1
I__549/O                             InMux                        217              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       6
I__519/I                             Odrv12                         0              3815   2756  FALL       1
I__519/O                             Odrv12                       540              4355   2756  FALL       1
I__521/I                             Sp12to4                        0              4355   3205  FALL       1
I__521/O                             Sp12to4                      449              4804   3205  FALL       1
I__523/I                             LocalMux                       0              4804   3205  FALL       1
I__523/O                             LocalMux                     309              5112   3205  FALL       1
I__524/I                             CEMux                          0              5112   3205  FALL       1
I__524/O                             CEMux                        554              5666   3205  FALL       1
timeout_counter_2_LC_4_9_2/ce        LogicCell40_SEQ_MODE_1010      0              5666   3205  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_1_LC_4_9_1/ce
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 3205p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2665
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5666
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__546/I                             LocalMux                       0              3001   1978  FALL       1
I__546/O                             LocalMux                     309              3310   1978  FALL       1
I__549/I                             InMux                          0              3310   2756  FALL       1
I__549/O                             InMux                        217              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       6
I__519/I                             Odrv12                         0              3815   2756  FALL       1
I__519/O                             Odrv12                       540              4355   2756  FALL       1
I__521/I                             Sp12to4                        0              4355   3205  FALL       1
I__521/O                             Sp12to4                      449              4804   3205  FALL       1
I__523/I                             LocalMux                       0              4804   3205  FALL       1
I__523/O                             LocalMux                     309              5112   3205  FALL       1
I__524/I                             CEMux                          0              5112   3205  FALL       1
I__524/O                             CEMux                        554              5666   3205  FALL       1
timeout_counter_1_LC_4_9_1/ce        LogicCell40_SEQ_MODE_1010      0              5666   3205  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clearrxdataready1_LC_4_10_5/lcout
Path End         : timeout_counter_0_LC_4_9_0/ce
Capture Clock    : timeout_counter_0_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 3205p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2665
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5666
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clearrxdataready1_LC_4_10_5/lcout    LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL       5
I__546/I                             LocalMux                       0              3001   1978  FALL       1
I__546/O                             LocalMux                     309              3310   1978  FALL       1
I__549/I                             InMux                          0              3310   2756  FALL       1
I__549/O                             InMux                        217              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3527   2756  FALL       1
rx_clk_reg2_RNIK6ND_LC_4_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3815   2756  FALL       6
I__519/I                             Odrv12                         0              3815   2756  FALL       1
I__519/O                             Odrv12                       540              4355   2756  FALL       1
I__521/I                             Sp12to4                        0              4355   3205  FALL       1
I__521/O                             Sp12to4                      449              4804   3205  FALL       1
I__523/I                             LocalMux                       0              4804   3205  FALL       1
I__523/O                             LocalMux                     309              5112   3205  FALL       1
I__524/I                             CEMux                          0              5112   3205  FALL       1
I__524/O                             CEMux                        554              5666   3205  FALL       1
timeout_counter_0_LC_4_9_0/ce        LogicCell40_SEQ_MODE_1010      0              5666   3205  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_2_LC_2_13_6/ce
Capture Clock    : rx_data_2_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 3297p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2757
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5758
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__661/I                          Odrv12                         0              3906   2847  FALL       1
I__661/O                          Odrv12                       540              4446   2847  FALL       1
I__665/I                          Sp12to4                        0              4446   3296  FALL       1
I__665/O                          Sp12to4                      449              4895   3296  FALL       1
I__669/I                          LocalMux                       0              4895   3296  FALL       1
I__669/O                          LocalMux                     309              5204   3296  FALL       1
I__671/I                          CEMux                          0              5204   3296  FALL       1
I__671/O                          CEMux                        554              5758   3296  FALL       1
rx_data_2_LC_2_13_6/ce            LogicCell40_SEQ_MODE_1010      0              5758   3296  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_1_LC_2_13_3/ce
Capture Clock    : rx_data_1_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 3297p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   2757
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5758
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__661/I                          Odrv12                         0              3906   2847  FALL       1
I__661/O                          Odrv12                       540              4446   2847  FALL       1
I__665/I                          Sp12to4                        0              4446   3296  FALL       1
I__665/O                          Sp12to4                      449              4895   3296  FALL       1
I__669/I                          LocalMux                       0              4895   3296  FALL       1
I__669/O                          LocalMux                     309              5204   3296  FALL       1
I__671/I                          CEMux                          0              5204   3296  FALL       1
I__671/O                          CEMux                        554              5758   3296  FALL       1
rx_data_1_LC_2_13_3/ce            LogicCell40_SEQ_MODE_1010      0              5758   3296  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_11_LC_2_11_2/lcout
Path End         : framing_error_LC_7_10_0/ce
Capture Clock    : framing_error_LC_7_10_0/clk
Hold Constraint  : 0p
Path slack       : 3591p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3051
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6052
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
state_11_LC_2_11_2/lcout             LogicCell40_SEQ_MODE_1010    540              3001   1066  FALL      13
I__1138/I                            Odrv12                         0              3001   3591  FALL       1
I__1138/O                            Odrv12                       540              3541   3591  FALL       1
I__1147/I                            LocalMux                       0              3541   3591  FALL       1
I__1147/O                            LocalMux                     309              3850   3591  FALL       1
I__1157/I                            InMux                          0              3850   3591  FALL       1
I__1157/O                            InMux                        217              4067   3591  FALL       1
framing_error_RNO_0_LC_6_11_6/in1    LogicCell40_SEQ_MODE_0000      0              4067   3591  FALL       1
framing_error_RNO_0_LC_6_11_6/lcout  LogicCell40_SEQ_MODE_0000    379              4446   3591  FALL       1
I__1049/I                            Odrv4                          0              4446   3591  FALL       1
I__1049/O                            Odrv4                        372              4818   3591  FALL       1
I__1050/I                            Span4Mux_v                     0              4818   3591  FALL       1
I__1050/O                            Span4Mux_v                   372              5190   3591  FALL       1
I__1051/I                            LocalMux                       0              5190   3591  FALL       1
I__1051/O                            LocalMux                     309              5498   3591  FALL       1
I__1052/I                            CEMux                          0              5498   3591  FALL       1
I__1052/O                            CEMux                        554              6052   3591  FALL       1
framing_error_LC_7_10_0/ce           LogicCell40_SEQ_MODE_1010      0              6052   3591  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_8_LC_4_12_2/ce
Capture Clock    : rx_data_8_LC_4_12_2/clk
Hold Constraint  : 0p
Path slack       : 3612p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3072
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6073
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__661/I                          Odrv12                         0              3906   2847  FALL       1
I__661/O                          Odrv12                       540              4446   2847  FALL       1
I__663/I                          Sp12to4                        0              4446   3612  FALL       1
I__663/O                          Sp12to4                      449              4895   3612  FALL       1
I__667/I                          Span4Mux_h                     0              4895   3612  FALL       1
I__667/O                          Span4Mux_h                   316              5211   3612  FALL       1
I__670/I                          LocalMux                       0              5211   3612  FALL       1
I__670/O                          LocalMux                     309              5519   3612  FALL       1
I__672/I                          CEMux                          0              5519   3612  FALL       1
I__672/O                          CEMux                        554              6073   3612  FALL       1
rx_data_8_LC_4_12_2/ce            LogicCell40_SEQ_MODE_1010      0              6073   3612  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : modem_serial_data_LC_1_9_0/lcout
Path End         : rx_data_9_LC_4_12_1/ce
Capture Clock    : rx_data_9_LC_4_12_1/clk
Hold Constraint  : 0p
Path slack       : 3612p

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2461
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2461

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   3072
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6073
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
modem_serial_data_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1011    540              3001   1066  FALL      10
I__1106/I                         LocalMux                       0              3001   1066  FALL       1
I__1106/O                         LocalMux                     309              3310   1066  FALL       1
I__1110/I                         InMux                          0              3310   2307  FALL       1
I__1110/O                         InMux                        217              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3527   2307  FALL       1
state_RNIGRAC2_1_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2307  FALL      10
I__661/I                          Odrv12                         0              3906   2847  FALL       1
I__661/O                          Odrv12                       540              4446   2847  FALL       1
I__663/I                          Sp12to4                        0              4446   3612  FALL       1
I__663/O                          Sp12to4                      449              4895   3612  FALL       1
I__667/I                          Span4Mux_h                     0              4895   3612  FALL       1
I__667/O                          Span4Mux_h                   316              5211   3612  FALL       1
I__670/I                          LocalMux                       0              5211   3612  FALL       1
I__670/O                          LocalMux                     309              5519   3612  FALL       1
I__672/I                          CEMux                          0              5519   3612  FALL       1
I__672/O                          CEMux                        554              6073   3612  FALL       1
rx_data_9_LC_4_12_1/ce            LogicCell40_SEQ_MODE_1010      0              6073   3612  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_loopback_en
Path End         : modem_serial_data_LC_1_9_0/in2
Capture Clock    : modem_serial_data_LC_1_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_loopback_en                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_loopback_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_loopback_en_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_loopback_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_loopback_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__215/I                                LocalMux                       0              1053   +INF  FALL       1
I__215/O                                LocalMux                     309              1361   +INF  FALL       1
I__216/I                                InMux                          0              1361   +INF  FALL       1
I__216/O                                InMux                        217              1579   +INF  FALL       1
I__219/I                                CascadeMux                     0              1579   +INF  FALL       1
I__219/O                                CascadeMux                     0              1579   +INF  FALL       1
modem_serial_data_LC_1_9_0/in2          LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_loopback_en
Path End         : modem_serial_data_fast_LC_1_9_1/in3
Capture Clock    : modem_serial_data_fast_LC_1_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1529
---------------------------------------   ---- 
End-of-path arrival time (ps)             1529
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_loopback_en                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_loopback_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_loopback_en_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_loopback_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_loopback_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__215/I                                LocalMux                       0              1003   +INF  FALL       1
I__215/O                                LocalMux                     309              1311   +INF  FALL       1
I__217/I                                InMux                          0              1311   +INF  FALL       1
I__217/O                                InMux                        217              1529   +INF  FALL       1
modem_serial_data_fast_LC_1_9_1/in3     LogicCell40_SEQ_MODE_1011      0              1529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_4_LC_1_8_7/sr
Capture Clock    : o_rx_dataZ0Z_4_LC_1_8_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_4_LC_1_8_7/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_counter_0_LC_4_13_3/sr
Capture Clock    : rx_sampling_counter_0_LC_4_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                                0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1044/I                                     SRMux                          0              3192   +INF  FALL       1
I__1044/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_counter_0_LC_4_13_3/sr            LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_0_LC_4_13_3/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_0_LC_1_8_6/sr
Capture Clock    : o_rx_dataZ0Z_0_LC_1_8_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3500
---------------------------------------   ---- 
End-of-path arrival time (ps)             3500
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  FALL       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       540               540   +INF  FALL       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__167/I                                      Odrv4                          0              1003   +INF  FALL       1
I__167/O                                      Odrv4                        372              1375   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1746   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              1978   +INF  FALL       1
I__170/I                                      LocalMux                       0              1978   +INF  FALL       1
I__170/O                                      LocalMux                     309              2286   +INF  FALL       1
I__171/I                                      IoInMux                        0              2286   +INF  FALL       1
I__171/O                                      IoInMux                      217              2504   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2504   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3065   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3065   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3065   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3065   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3142   +INF  FALL       1
I__1023/I                                     SRMux                          0              3142   +INF  FALL       1
I__1023/O                                     SRMux                        358              3500   +INF  FALL       1
o_rx_dataZ0Z_0_LC_1_8_6/sr                    LogicCell40_SEQ_MODE_1010      0              3500   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_counter_3_LC_4_13_2/sr
Capture Clock    : rx_sampling_counter_3_LC_4_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                                0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3500
---------------------------------------   ---- 
End-of-path arrival time (ps)             3500
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  FALL       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       540               540   +INF  FALL       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__167/I                                      Odrv4                          0              1003   +INF  FALL       1
I__167/O                                      Odrv4                        372              1375   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1746   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              1978   +INF  FALL       1
I__170/I                                      LocalMux                       0              1978   +INF  FALL       1
I__170/O                                      LocalMux                     309              2286   +INF  FALL       1
I__171/I                                      IoInMux                        0              2286   +INF  FALL       1
I__171/O                                      IoInMux                      217              2504   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2504   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3065   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3065   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3065   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3065   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3142   +INF  FALL       1
I__1044/I                                     SRMux                          0              3142   +INF  FALL       1
I__1044/O                                     SRMux                        358              3500   +INF  FALL       1
rx_sampling_counter_3_LC_4_13_2/sr            LogicCell40_SEQ_MODE_1010      0              3500   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_3_LC_4_13_2/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_int_serial_data
Path End         : modem_serial_data_LC_1_9_0/in3
Capture Clock    : modem_serial_data_LC_1_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_int_serial_data                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_int_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_int_serial_data_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_int_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_int_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__210/I                                    LocalMux                       0              1053   +INF  FALL       1
I__210/O                                    LocalMux                     309              1361   +INF  FALL       1
I__212/I                                    InMux                          0              1361   +INF  FALL       1
I__212/O                                    InMux                        217              1579   +INF  FALL       1
modem_serial_data_LC_1_9_0/in3              LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_int_serial_data
Path End         : modem_serial_data_rep1_LC_1_9_2/in3
Capture Clock    : modem_serial_data_rep1_LC_1_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1529
---------------------------------------   ---- 
End-of-path arrival time (ps)             1529
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_int_serial_data                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_int_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_int_serial_data_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_int_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_int_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__210/I                                    LocalMux                       0              1003   +INF  FALL       1
I__210/O                                    LocalMux                     309              1311   +INF  FALL       1
I__213/I                                    InMux                          0              1311   +INF  FALL       1
I__213/O                                    InMux                        217              1529   +INF  FALL       1
modem_serial_data_rep1_LC_1_9_2/in3         LogicCell40_SEQ_MODE_1011      0              1529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_parity_en
Path End         : state_10_LC_2_11_6/in1
Capture Clock    : state_10_LC_2_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2322
---------------------------------------   ---- 
End-of-path arrival time (ps)             2322
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_parity_en                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_parity_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_parity_en_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_parity_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_parity_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__941/I                              Odrv4                          0              1053   +INF  FALL       1
I__941/O                              Odrv4                        372              1425   +INF  FALL       1
I__943/I                              Span4Mux_v                     0              1425   +INF  FALL       1
I__943/O                              Span4Mux_v                   372              1796   +INF  FALL       1
I__945/I                              LocalMux                       0              1796   +INF  FALL       1
I__945/O                              LocalMux                     309              2105   +INF  FALL       1
I__947/I                              InMux                          0              2105   +INF  FALL       1
I__947/O                              InMux                        217              2322   +INF  FALL       1
state_10_LC_2_11_6/in1                LogicCell40_SEQ_MODE_1010      0              2322   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_parity_even
Path End         : parity_error_LC_5_13_2/in2
Capture Clock    : parity_error_LC_5_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_parity_even                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_parity_even_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_parity_even_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_parity_even_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_parity_even_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1237/I                               Odrv12                         0              1053   +INF  FALL       1
I__1237/O                               Odrv12                       540              1593   +INF  FALL       1
I__1238/I                               LocalMux                       0              1593   +INF  FALL       1
I__1238/O                               LocalMux                     309              1902   +INF  FALL       1
I__1239/I                               InMux                          0              1902   +INF  FALL       1
I__1239/O                               InMux                        217              2119   +INF  FALL       1
I__1240/I                               CascadeMux                     0              2119   +INF  FALL       1
I__1240/O                               CascadeMux                     0              2119   +INF  FALL       1
parity_error_LC_5_13_2/in2              LogicCell40_SEQ_MODE_1010      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_serial_data
Path End         : modem_serial_data_LC_1_9_0/in0
Capture Clock    : modem_serial_data_LC_1_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_serial_data                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_serial_data_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__221/I                                LocalMux                       0              1053   +INF  FALL       1
I__221/O                                LocalMux                     309              1361   +INF  FALL       1
I__223/I                                InMux                          0              1361   +INF  FALL       1
I__223/O                                InMux                        217              1579   +INF  FALL       1
modem_serial_data_LC_1_9_0/in0          LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_serial_data
Path End         : modem_serial_data_rep1_LC_1_9_2/in0
Capture Clock    : modem_serial_data_rep1_LC_1_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1529
---------------------------------------   ---- 
End-of-path arrival time (ps)             1529
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_serial_data                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_serial_data_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__221/I                                LocalMux                       0              1003   +INF  FALL       1
I__221/O                                LocalMux                     309              1311   +INF  FALL       1
I__224/I                                InMux                          0              1311   +INF  FALL       1
I__224/O                                InMux                        217              1529   +INF  FALL       1
modem_serial_data_rep1_LC_1_9_2/in0     LogicCell40_SEQ_MODE_1011      0              1529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_clear_rxdataready
Path End         : clear_data_ready_LC_2_10_4/in0
Capture Clock    : clear_data_ready_LC_2_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_clear_rxdataready                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_clear_rxdataready_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_clear_rxdataready_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_clear_rxdataready_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_clear_rxdataready_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__564/I                                      Odrv4                          0              1053   +INF  FALL       1
I__564/O                                      Odrv4                        372              1425   +INF  FALL       1
I__565/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__565/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__566/I                                      Span4Mux_h                     0              1796   +INF  FALL       1
I__566/O                                      Span4Mux_h                   316              2112   +INF  FALL       1
I__567/I                                      LocalMux                       0              2112   +INF  FALL       1
I__567/O                                      LocalMux                     309              2421   +INF  FALL       1
I__569/I                                      InMux                          0              2421   +INF  FALL       1
I__569/O                                      InMux                        217              2638   +INF  FALL       1
clear_data_ready_LC_2_10_4/in0                LogicCell40_SEQ_MODE_1010      0              2638   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_clear_rxdataready
Path End         : clearrxdataready1_LC_4_10_5/in3
Capture Clock    : clearrxdataready1_LC_4_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2588
---------------------------------------   ---- 
End-of-path arrival time (ps)             2588
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_clear_rxdataready                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_clear_rxdataready_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_clear_rxdataready_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_clear_rxdataready_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_clear_rxdataready_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__564/I                                      Odrv4                          0              1003   +INF  FALL       1
I__564/O                                      Odrv4                        372              1375   +INF  FALL       1
I__565/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__565/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__566/I                                      Span4Mux_h                     0              1746   +INF  FALL       1
I__566/O                                      Span4Mux_h                   316              2062   +INF  FALL       1
I__568/I                                      LocalMux                       0              2062   +INF  FALL       1
I__568/O                                      LocalMux                     309              2371   +INF  FALL       1
I__570/I                                      InMux                          0              2371   +INF  FALL       1
I__570/O                                      InMux                        217              2588   +INF  FALL       1
clearrxdataready1_LC_4_10_5/in3               LogicCell40_SEQ_MODE_1010      0              2588   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_clear_linestatusreg
Path End         : clear_line_status_LC_5_9_4/in0
Capture Clock    : clear_line_status_LC_5_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_clear_linestatusreg                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_clear_linestatusreg_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_clear_linestatusreg_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_clear_linestatusreg_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_clear_linestatusreg_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__836/I                                        Odrv4                          0              1053   +INF  FALL       1
I__836/O                                        Odrv4                        372              1425   +INF  FALL       1
I__837/I                                        Span4Mux_v                     0              1425   +INF  FALL       1
I__837/O                                        Span4Mux_v                   372              1796   +INF  FALL       1
I__838/I                                        Span4Mux_h                     0              1796   +INF  FALL       1
I__838/O                                        Span4Mux_h                   316              2112   +INF  FALL       1
I__839/I                                        LocalMux                       0              2112   +INF  FALL       1
I__839/O                                        LocalMux                     309              2421   +INF  FALL       1
I__840/I                                        InMux                          0              2421   +INF  FALL       1
I__840/O                                        InMux                        217              2638   +INF  FALL       1
clear_line_status_LC_5_9_4/in0                  LogicCell40_SEQ_MODE_1010      0              2638   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_start_rx
Path End         : clear_data_ready_LC_2_10_4/in1
Capture Clock    : clear_data_ready_LC_2_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_start_rx                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_start_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_start_rx_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_start_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_start_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__828/I                             Odrv4                          0              1053   +INF  FALL       1
I__828/O                             Odrv4                        372              1425   +INF  FALL       1
I__829/I                             Span4Mux_v                     0              1425   +INF  FALL       1
I__829/O                             Span4Mux_v                   372              1796   +INF  FALL       1
I__830/I                             Span4Mux_h                     0              1796   +INF  FALL       1
I__830/O                             Span4Mux_h                   316              2112   +INF  FALL       1
I__831/I                             LocalMux                       0              2112   +INF  FALL       1
I__831/O                             LocalMux                     309              2421   +INF  FALL       1
I__833/I                             InMux                          0              2421   +INF  FALL       1
I__833/O                             InMux                        217              2638   +INF  FALL       1
clear_data_ready_LC_2_10_4/in1       LogicCell40_SEQ_MODE_1010      0              2638   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_start_rx
Path End         : clear_line_status_LC_5_9_4/in1
Capture Clock    : clear_line_status_LC_5_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2960
---------------------------------------   ---- 
End-of-path arrival time (ps)             2960
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_start_rx                           uart_rx_fsm                    0                 0   +INF  FALL       1
i_start_rx_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_start_rx_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_start_rx_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_start_rx_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__828/I                             Odrv4                          0              1003   +INF  FALL       1
I__828/O                             Odrv4                        372              1375   +INF  FALL       1
I__829/I                             Span4Mux_v                     0              1375   +INF  FALL       1
I__829/O                             Span4Mux_v                   372              1746   +INF  FALL       1
I__830/I                             Span4Mux_h                     0              1746   +INF  FALL       1
I__830/O                             Span4Mux_h                   316              2062   +INF  FALL       1
I__832/I                             Span4Mux_v                     0              2062   +INF  FALL       1
I__832/O                             Span4Mux_v                   372              2434   +INF  FALL       1
I__834/I                             LocalMux                       0              2434   +INF  FALL       1
I__834/O                             LocalMux                     309              2742   +INF  FALL       1
I__835/I                             InMux                          0              2742   +INF  FALL       1
I__835/O                             InMux                        217              2960   +INF  FALL       1
clear_line_status_LC_5_9_4/in1       LogicCell40_SEQ_MODE_1010      0              2960   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : state_7_LC_1_10_4/in1
Capture Clock    : state_7_LC_1_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3879
---------------------------------------   ---- 
End-of-path arrival time (ps)             3879
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__307/I                                      Odrv4                          0              1053   +INF  FALL       1
I__307/O                                      Odrv4                        372              1425   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__309/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__309/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__311/I                                      LocalMux                       0              2168   +INF  FALL       1
I__311/O                                      LocalMux                     309              2477   +INF  FALL       1
I__316/I                                      InMux                          0              2477   +INF  FALL       1
I__316/O                                      InMux                        217              2694   +INF  FALL       1
state_RNO_0_7_LC_1_7_4/in3                    LogicCell40_SEQ_MODE_0000      0              2694   +INF  FALL       1
state_RNO_0_7_LC_1_7_4/lcout                  LogicCell40_SEQ_MODE_0000    288              2982   +INF  FALL       1
I__195/I                                      Odrv4                          0              2982   +INF  FALL       1
I__195/O                                      Odrv4                        372              3353   +INF  FALL       1
I__196/I                                      LocalMux                       0              3353   +INF  FALL       1
I__196/O                                      LocalMux                     309              3662   +INF  FALL       1
I__197/I                                      InMux                          0              3662   +INF  FALL       1
I__197/O                                      InMux                        217              3879   +INF  FALL       1
state_7_LC_1_10_4/in1                         LogicCell40_SEQ_MODE_1010      0              3879   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : state_9_LC_1_9_3/in2
Capture Clock    : state_9_LC_1_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3927
---------------------------------------   ---- 
End-of-path arrival time (ps)             3927
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__307/I                                      Odrv4                          0              1003   +INF  FALL       1
I__307/O                                      Odrv4                        372              1375   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__309/I                                      Span4Mux_v                     0              1746   +INF  FALL       1
I__309/O                                      Span4Mux_v                   372              2118   +INF  FALL       1
I__311/I                                      LocalMux                       0              2118   +INF  FALL       1
I__311/O                                      LocalMux                     309              2427   +INF  FALL       1
I__317/I                                      InMux                          0              2427   +INF  FALL       1
I__317/O                                      InMux                        217              2644   +INF  FALL       1
state_RNO_0_9_LC_1_7_3/in0                    LogicCell40_SEQ_MODE_0000      0              2644   +INF  FALL       1
state_RNO_0_9_LC_1_7_3/lcout                  LogicCell40_SEQ_MODE_0000    386              3030   +INF  FALL       1
I__206/I                                      Odrv4                          0              3030   +INF  FALL       1
I__206/O                                      Odrv4                        372              3401   +INF  FALL       1
I__207/I                                      LocalMux                       0              3401   +INF  FALL       1
I__207/O                                      LocalMux                     309              3710   +INF  FALL       1
I__208/I                                      InMux                          0              3710   +INF  FALL       1
I__208/O                                      InMux                        217              3927   +INF  FALL       1
I__209/I                                      CascadeMux                     0              3927   +INF  FALL       1
I__209/O                                      CascadeMux                     0              3927   +INF  FALL       1
state_9_LC_1_9_3/in2                          LogicCell40_SEQ_MODE_1010      0              3927   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[0]
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/in1
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2694
---------------------------------------   ---- 
End-of-path arrival time (ps)             2694
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[0]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_0_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__758/I                                      Odrv4                          0              1053   +INF  FALL       1
I__758/O                                      Odrv4                        372              1425   +INF  FALL       1
I__760/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__760/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__762/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__762/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__765/I                                      LocalMux                       0              2168   +INF  FALL       1
I__765/O                                      LocalMux                     309              2477   +INF  FALL       1
I__771/I                                      InMux                          0              2477   +INF  FALL       1
I__771/O                                      InMux                        217              2694   +INF  FALL       1
o_rx_dataZ0Z_7_LC_1_8_1/in1                   LogicCell40_SEQ_MODE_1010      0              2694   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[0]
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/in1
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2644
---------------------------------------   ---- 
End-of-path arrival time (ps)             2644
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[0]                          uart_rx_fsm                    0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_0_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_no_of_data_bits_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_no_of_data_bits_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__758/I                                      Odrv4                          0              1003   +INF  FALL       1
I__758/O                                      Odrv4                        372              1375   +INF  FALL       1
I__760/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__760/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__762/I                                      Span4Mux_v                     0              1746   +INF  FALL       1
I__762/O                                      Span4Mux_v                   372              2118   +INF  FALL       1
I__766/I                                      LocalMux                       0              2118   +INF  FALL       1
I__766/O                                      LocalMux                     309              2427   +INF  FALL       1
I__772/I                                      InMux                          0              2427   +INF  FALL       1
I__772/O                                      InMux                        217              2644   +INF  FALL       1
o_rx_dataZ0Z_5_LC_1_9_7/in1                   LogicCell40_SEQ_MODE_1010      0              2644   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : framing_error_LC_7_10_0/lcout
Path End         : o_framing_error
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          540
+ Data Path Delay                                    7396
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10397
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
framing_error_LC_7_10_0/lcout              LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__1079/I                                  Odrv4                          0              3001   +INF  RISE       1
I__1079/O                                  Odrv4                        351              3352   +INF  RISE       1
I__1080/I                                  Span4Mux_v                     0              3352   +INF  RISE       1
I__1080/O                                  Span4Mux_v                   351              3703   +INF  RISE       1
I__1081/I                                  LocalMux                       0              3703   +INF  RISE       1
I__1081/O                                  LocalMux                     330              4032   +INF  RISE       1
I__1082/I                                  InMux                          0              4032   +INF  RISE       1
I__1082/O                                  InMux                        259              4292   +INF  RISE       1
o_framing_error_obuf_RNO_LC_5_12_0/in0     LogicCell40_SEQ_MODE_0000      0              4292   +INF  RISE       1
o_framing_error_obuf_RNO_LC_5_12_0/lcout   LogicCell40_SEQ_MODE_0000    386              4678   +INF  FALL       1
I__963/I                                   Odrv4                          0              4678   +INF  FALL       1
I__963/O                                   Odrv4                        372              5049   +INF  FALL       1
I__964/I                                   Span4Mux_s3_h                  0              5049   +INF  FALL       1
I__964/O                                   Span4Mux_s3_h                231              5281   +INF  FALL       1
I__965/I                                   LocalMux                       0              5281   +INF  FALL       1
I__965/O                                   LocalMux                     309              5589   +INF  FALL       1
I__966/I                                   IoInMux                        0              5589   +INF  FALL       1
I__966/O                                   IoInMux                      217              5807   +INF  FALL       1
o_framing_error_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5807   +INF  FALL       1
o_framing_error_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8044   +INF  FALL       1
o_framing_error_obuf_iopad/DIN             IO_PAD                         0              8044   +INF  FALL       1
o_framing_error_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             10397   +INF  FALL       1
o_framing_error                            uart_rx_fsm                    0             10397   +INF  FALL       1


++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parity_error_LC_5_13_2/lcout
Path End         : o_parity_error
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6982
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9983
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parity_error_LC_5_13_2/lcout              LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       2
I__1231/I                                 Odrv4                          0              3001   +INF  RISE       1
I__1231/O                                 Odrv4                        351              3352   +INF  RISE       1
I__1233/I                                 LocalMux                       0              3352   +INF  RISE       1
I__1233/O                                 LocalMux                     330              3682   +INF  RISE       1
I__1234/I                                 InMux                          0              3682   +INF  RISE       1
I__1234/O                                 InMux                        259              3941   +INF  RISE       1
o_parity_error_obuf_RNO_LC_4_11_3/in0     LogicCell40_SEQ_MODE_0000      0              3941   +INF  RISE       1
o_parity_error_obuf_RNO_LC_4_11_3/lcout   LogicCell40_SEQ_MODE_0000    386              4327   +INF  FALL       1
I__791/I                                  Odrv12                         0              4327   +INF  FALL       1
I__791/O                                  Odrv12                       540              4867   +INF  FALL       1
I__792/I                                  LocalMux                       0              4867   +INF  FALL       1
I__792/O                                  LocalMux                     309              5176   +INF  FALL       1
I__793/I                                  IoInMux                        0              5176   +INF  FALL       1
I__793/O                                  IoInMux                      217              5393   +INF  FALL       1
o_parity_error_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5393   +INF  FALL       1
o_parity_error_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7630   +INF  FALL       1
o_parity_error_obuf_iopad/DIN             IO_PAD                         0              7630   +INF  FALL       1
o_parity_error_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9983   +INF  FALL       1
o_parity_error                            uart_rx_fsm                    0              9983   +INF  FALL       1


++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_sampling_clock_reg1_fast_LC_5_11_4/lcout
Path End         : bit_sample_en
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          540
+ Data Path Delay                                    7579
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10580
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_sampling_clock_reg1_fast_LC_5_11_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       5
I__996/I                                             Odrv4                          0              3001   +INF  RISE       1
I__996/O                                             Odrv4                        351              3352   +INF  RISE       1
I__998/I                                             LocalMux                       0              3352   +INF  RISE       1
I__998/O                                             LocalMux                     330              3682   +INF  RISE       1
I__1001/I                                            InMux                          0              3682   +INF  RISE       1
I__1001/O                                            InMux                        259              3941   +INF  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3941   +INF  RISE       1
rx_sampling_clock_reg1_fast_RNIL7FA_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4229   +INF  FALL      20
I__1188/I                                            Odrv4                          0              4229   +INF  FALL       1
I__1188/O                                            Odrv4                        372              4600   +INF  FALL       1
I__1206/I                                            Span4Mux_v                     0              4600   +INF  FALL       1
I__1206/O                                            Span4Mux_v                   372              4972   +INF  FALL       1
I__1222/I                                            Span4Mux_s1_h                  0              4972   +INF  FALL       1
I__1222/O                                            Span4Mux_s1_h                168              5140   +INF  FALL       1
I__1226/I                                            IoSpan4Mux                     0              5140   +INF  FALL       1
I__1226/O                                            IoSpan4Mux                   323              5463   +INF  FALL       1
I__1228/I                                            LocalMux                       0              5463   +INF  FALL       1
I__1228/O                                            LocalMux                     309              5772   +INF  FALL       1
I__1229/I                                            IoInMux                        0              5772   +INF  FALL       1
I__1229/O                                            IoInMux                      217              5989   +INF  FALL       1
bit_sample_en_obuf_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              5989   +INF  FALL       1
bit_sample_en_obuf_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              8226   +INF  FALL       1
bit_sample_en_obuf_iopad/DIN                         IO_PAD                         0              8226   +INF  FALL       1
bit_sample_en_obuf_iopad/PACKAGEPIN:out              IO_PAD                      2353             10580   +INF  FALL       1
bit_sample_en                                        uart_rx_fsm                    0             10580   +INF  FALL       1


++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_counter_1_LC_4_13_1/sr
Capture Clock    : rx_sampling_counter_1_LC_4_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                                0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1044/I                                     SRMux                          0              3192   +INF  FALL       1
I__1044/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_counter_1_LC_4_13_1/sr            LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_1_LC_4_13_1/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_counter_2_LC_4_13_0/sr
Capture Clock    : rx_sampling_counter_2_LC_4_13_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                                0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1044/I                                     SRMux                          0              3192   +INF  FALL       1
I__1044/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_counter_2_LC_4_13_0/sr            LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__843/I                                        ClkMux                         0              2918  RISE       1
I__843/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_counter_2_LC_4_13_0/clk             LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_timeoutZ0_LC_4_10_1/lcout
Path End         : o_timeout
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6372
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9373
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_timeoutZ0_LC_4_10_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__599/I                             Odrv4                          0              3001   +INF  RISE       1
I__599/O                             Odrv4                        351              3352   +INF  RISE       1
I__600/I                             Span4Mux_v                     0              3352   +INF  RISE       1
I__600/O                             Span4Mux_v                   351              3703   +INF  RISE       1
I__601/I                             Span4Mux_s2_h                  0              3703   +INF  RISE       1
I__601/O                             Span4Mux_s2_h                203              3906   +INF  RISE       1
I__602/I                             IoSpan4Mux                     0              3906   +INF  RISE       1
I__602/O                             IoSpan4Mux                   288              4194   +INF  RISE       1
I__603/I                             LocalMux                       0              4194   +INF  RISE       1
I__603/O                             LocalMux                     330              4523   +INF  RISE       1
I__604/I                             IoInMux                        0              4523   +INF  RISE       1
I__604/O                             IoInMux                      259              4783   +INF  RISE       1
o_timeout_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4783   +INF  RISE       1
o_timeout_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7020   +INF  FALL       1
o_timeout_obuf_iopad/DIN             IO_PAD                         0              7020   +INF  FALL       1
o_timeout_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9373   +INF  FALL       1
o_timeout                            uart_rx_fsm                    0              9373   +INF  FALL       1


++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : break_interrupt_LC_2_9_4/lcout
Path End         : o_break_interrupt
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6057
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9058
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
break_interrupt_LC_2_9_4/lcout               LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       3
I__796/I                                     Odrv4                          0              3001   +INF  RISE       1
I__796/O                                     Odrv4                        351              3352   +INF  RISE       1
I__799/I                                     Span4Mux_v                     0              3352   +INF  RISE       1
I__799/O                                     Span4Mux_v                   351              3703   +INF  RISE       1
I__801/I                                     Span4Mux_s1_h                  0              3703   +INF  RISE       1
I__801/O                                     Span4Mux_s1_h                175              3878   +INF  RISE       1
I__803/I                                     LocalMux                       0              3878   +INF  RISE       1
I__803/O                                     LocalMux                     330              4208   +INF  RISE       1
I__804/I                                     IoInMux                        0              4208   +INF  RISE       1
I__804/O                                     IoInMux                      259              4467   +INF  RISE       1
o_break_interrupt_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4467   +INF  RISE       1
o_break_interrupt_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6704   +INF  FALL       1
o_break_interrupt_obuf_iopad/DIN             IO_PAD                         0              6704   +INF  FALL       1
o_break_interrupt_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9058   +INF  FALL       1
o_break_interrupt                            uart_rx_fsm                    0              9058   +INF  FALL       1


++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_5_LC_1_9_7/lcout
Path End         : o_rx_data[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5818
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_5_LC_1_9_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__198/I                               Odrv4                          0              3001   +INF  RISE       1
I__198/O                               Odrv4                        351              3352   +INF  RISE       1
I__199/I                               IoSpan4Mux                     0              3352   +INF  RISE       1
I__199/O                               IoSpan4Mux                   288              3640   +INF  RISE       1
I__200/I                               LocalMux                       0              3640   +INF  RISE       1
I__200/O                               LocalMux                     330              3969   +INF  RISE       1
I__201/I                               IoInMux                        0              3969   +INF  RISE       1
I__201/O                               IoInMux                      259              4229   +INF  RISE       1
o_rx_data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
o_rx_data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
o_rx_data_obuf_5_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
o_rx_data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
o_rx_data[5]                           uart_rx_fsm                    0              8819   +INF  FALL       1


++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rx_data_ready_reg2_LC_1_9_6/lcout
Path End         : o_rx_data_ready
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          540
+ Data Path Delay                                    7417
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg2_LC_1_9_6/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rx_data_ready_reg2_LC_1_9_6/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__781/I                                   Odrv4                          0              3001   +INF  RISE       1
I__781/O                                   Odrv4                        351              3352   +INF  RISE       1
I__782/I                                   Span4Mux_v                     0              3352   +INF  RISE       1
I__782/O                                   Span4Mux_v                   351              3703   +INF  RISE       1
I__783/I                                   LocalMux                       0              3703   +INF  RISE       1
I__783/O                                   LocalMux                     330              4032   +INF  RISE       1
I__784/I                                   InMux                          0              4032   +INF  RISE       1
I__784/O                                   InMux                        259              4292   +INF  RISE       1
o_rx_data_ready_obuf_RNO_LC_4_11_4/in3     LogicCell40_SEQ_MODE_0000      0              4292   +INF  RISE       1
o_rx_data_ready_obuf_RNO_LC_4_11_4/lcout   LogicCell40_SEQ_MODE_0000    288              4579   +INF  FALL       1
I__777/I                                   Odrv12                         0              4579   +INF  FALL       1
I__777/O                                   Odrv12                       540              5119   +INF  FALL       1
I__778/I                                   Span12Mux_s3_h                 0              5119   +INF  FALL       1
I__778/O                                   Span12Mux_s3_h               182              5302   +INF  FALL       1
I__779/I                                   LocalMux                       0              5302   +INF  FALL       1
I__779/O                                   LocalMux                     309              5610   +INF  FALL       1
I__780/I                                   IoInMux                        0              5610   +INF  FALL       1
I__780/O                                   IoInMux                      217              5828   +INF  FALL       1
o_rx_data_ready_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5828   +INF  FALL       1
o_rx_data_ready_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8065   +INF  FALL       1
o_rx_data_ready_obuf_iopad/DIN             IO_PAD                         0              8065   +INF  FALL       1
o_rx_data_ready_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             10418   +INF  FALL       1
o_rx_data_ready                            uart_rx_fsm                    0             10418   +INF  FALL       1


++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_3_LC_1_9_4/lcout
Path End         : o_rx_data[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5678
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8679
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_3_LC_1_9_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__202/I                               Odrv4                          0              3001   +INF  RISE       1
I__202/O                               Odrv4                        351              3352   +INF  RISE       1
I__203/I                               Span4Mux_s0_h                  0              3352   +INF  RISE       1
I__203/O                               Span4Mux_s0_h                147              3499   +INF  RISE       1
I__204/I                               LocalMux                       0              3499   +INF  RISE       1
I__204/O                               LocalMux                     330              3829   +INF  RISE       1
I__205/I                               IoInMux                        0              3829   +INF  RISE       1
I__205/O                               IoInMux                      259              4088   +INF  RISE       1
o_rx_data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4088   +INF  RISE       1
o_rx_data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6326   +INF  FALL       1
o_rx_data_obuf_3_iopad/DIN             IO_PAD                         0              6326   +INF  FALL       1
o_rx_data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353              8679   +INF  FALL       1
o_rx_data[3]                           uart_rx_fsm                    0              8679   +INF  FALL       1


++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_4_LC_1_8_7/lcout
Path End         : o_rx_data[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5818
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_4_LC_1_8_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_4_LC_1_8_7/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__172/I                               Odrv4                          0              3001   +INF  RISE       1
I__172/O                               Odrv4                        351              3352   +INF  RISE       1
I__173/I                               IoSpan4Mux                     0              3352   +INF  RISE       1
I__173/O                               IoSpan4Mux                   288              3640   +INF  RISE       1
I__174/I                               LocalMux                       0              3640   +INF  RISE       1
I__174/O                               LocalMux                     330              3969   +INF  RISE       1
I__175/I                               IoInMux                        0              3969   +INF  RISE       1
I__175/O                               IoInMux                      259              4229   +INF  RISE       1
o_rx_data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
o_rx_data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
o_rx_data_obuf_4_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
o_rx_data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
o_rx_data[4]                           uart_rx_fsm                    0              8819   +INF  FALL       1


++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_0_LC_1_8_6/lcout
Path End         : o_rx_data[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6029
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9030
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_0_LC_1_8_6/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_0_LC_1_8_6/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__176/I                               Odrv4                          0              3001   +INF  RISE       1
I__176/O                               Odrv4                        351              3352   +INF  RISE       1
I__177/I                               Span4Mux_v                     0              3352   +INF  RISE       1
I__177/O                               Span4Mux_v                   351              3703   +INF  RISE       1
I__178/I                               Span4Mux_s0_h                  0              3703   +INF  RISE       1
I__178/O                               Span4Mux_s0_h                147              3850   +INF  RISE       1
I__179/I                               LocalMux                       0              3850   +INF  RISE       1
I__179/O                               LocalMux                     330              4180   +INF  RISE       1
I__180/I                               IoInMux                        0              4180   +INF  RISE       1
I__180/O                               IoInMux                      259              4439   +INF  RISE       1
o_rx_data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4439   +INF  RISE       1
o_rx_data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6676   +INF  FALL       1
o_rx_data_obuf_0_iopad/DIN             IO_PAD                         0              6676   +INF  FALL       1
o_rx_data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2353              9030   +INF  FALL       1
o_rx_data[0]                           uart_rx_fsm                    0              9030   +INF  FALL       1


++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_2_LC_1_8_4/sr
Capture Clock    : o_rx_dataZ0Z_2_LC_1_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_2_LC_1_8_4/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_2_LC_1_8_4/lcout
Path End         : o_rx_data[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5818
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_2_LC_1_8_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_2_LC_1_8_4/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__181/I                               Odrv4                          0              3001   +INF  RISE       1
I__181/O                               Odrv4                        351              3352   +INF  RISE       1
I__182/I                               IoSpan4Mux                     0              3352   +INF  RISE       1
I__182/O                               IoSpan4Mux                   288              3640   +INF  RISE       1
I__183/I                               LocalMux                       0              3640   +INF  RISE       1
I__183/O                               LocalMux                     330              3969   +INF  RISE       1
I__184/I                               IoInMux                        0              3969   +INF  RISE       1
I__184/O                               IoInMux                      259              4229   +INF  RISE       1
o_rx_data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
o_rx_data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
o_rx_data_obuf_2_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
o_rx_data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
o_rx_data[2]                           uart_rx_fsm                    0              8819   +INF  FALL       1


++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_1_LC_1_8_2/sr
Capture Clock    : o_rx_dataZ0Z_1_LC_1_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_1_LC_1_8_2/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_1_LC_1_8_2/lcout
Path End         : o_rx_data[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   6029
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9030
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_1_LC_1_8_2/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__185/I                               Odrv4                          0              3001   +INF  RISE       1
I__185/O                               Odrv4                        351              3352   +INF  RISE       1
I__186/I                               Span4Mux_v                     0              3352   +INF  RISE       1
I__186/O                               Span4Mux_v                   351              3703   +INF  RISE       1
I__187/I                               Span4Mux_s0_h                  0              3703   +INF  RISE       1
I__187/O                               Span4Mux_s0_h                147              3850   +INF  RISE       1
I__188/I                               LocalMux                       0              3850   +INF  RISE       1
I__188/O                               LocalMux                     330              4180   +INF  RISE       1
I__189/I                               IoInMux                        0              4180   +INF  RISE       1
I__189/O                               IoInMux                      259              4439   +INF  RISE       1
o_rx_data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4439   +INF  RISE       1
o_rx_data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6676   +INF  FALL       1
o_rx_data_obuf_1_iopad/DIN             IO_PAD                         0              6676   +INF  FALL       1
o_rx_data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353              9030   +INF  FALL       1
o_rx_data[1]                           uart_rx_fsm                    0              9030   +INF  FALL       1


++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/sr
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_7_LC_1_8_1/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_7_LC_1_8_1/lcout
Path End         : o_rx_data[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5180
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8181
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_7_LC_1_8_1/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__190/I                               LocalMux                       0              3001   +INF  RISE       1
I__190/O                               LocalMux                     330              3331   +INF  RISE       1
I__191/I                               IoInMux                        0              3331   +INF  RISE       1
I__191/O                               IoInMux                      259              3590   +INF  RISE       1
o_rx_data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3590   +INF  RISE       1
o_rx_data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5828   +INF  FALL       1
o_rx_data_obuf_7_iopad/DIN             IO_PAD                         0              5828   +INF  FALL       1
o_rx_data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2353              8181   +INF  FALL       1
o_rx_data[7]                           uart_rx_fsm                    0              8181   +INF  FALL       1


++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_6_LC_1_8_0/sr
Capture Clock    : o_rx_dataZ0Z_6_LC_1_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1023/I                                     SRMux                          0              3192   +INF  FALL       1
I__1023/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_6_LC_1_8_0/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : o_rx_dataZ0Z_6_LC_1_8_0/lcout
Path End         : o_rx_data[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uart_rx_fsm|i_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2461
+ Clock To Q                                         540
+ Data Path Delay                                   5180
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8181
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
o_rx_dataZ0Z_6_LC_1_8_0/lcout          LogicCell40_SEQ_MODE_1010    540              3001   +INF  RISE       1
I__192/I                               LocalMux                       0              3001   +INF  RISE       1
I__192/O                               LocalMux                     330              3331   +INF  RISE       1
I__193/I                               IoInMux                        0              3331   +INF  RISE       1
I__193/O                               IoInMux                      259              3590   +INF  RISE       1
o_rx_data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3590   +INF  RISE       1
o_rx_data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5828   +INF  FALL       1
o_rx_data_obuf_6_iopad/DIN             IO_PAD                         0              5828   +INF  FALL       1
o_rx_data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2353              8181   +INF  FALL       1
o_rx_data[6]                           uart_rx_fsm                    0              8181   +INF  FALL       1


++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_int_serial_data
Path End         : modem_serial_data_fast_LC_1_9_1/in1
Capture Clock    : modem_serial_data_fast_LC_1_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_int_serial_data                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_int_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_int_serial_data_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_int_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_int_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__211/I                                    LocalMux                       0              1053   +INF  FALL       1
I__211/O                                    LocalMux                     309              1361   +INF  FALL       1
I__214/I                                    InMux                          0              1361   +INF  FALL       1
I__214/O                                    InMux                        217              1579   +INF  FALL       1
modem_serial_data_fast_LC_1_9_1/in1         LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_loopback_en
Path End         : modem_serial_data_rep1_LC_1_9_2/in2
Capture Clock    : modem_serial_data_rep1_LC_1_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_loopback_en                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_loopback_en_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_loopback_en_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_loopback_en_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_loopback_en_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__215/I                                LocalMux                       0              1053   +INF  FALL       1
I__215/O                                LocalMux                     309              1361   +INF  FALL       1
I__218/I                                InMux                          0              1361   +INF  FALL       1
I__218/O                                InMux                        217              1579   +INF  FALL       1
I__220/I                                CascadeMux                     0              1579   +INF  FALL       1
I__220/O                                CascadeMux                     0              1579   +INF  FALL       1
modem_serial_data_rep1_LC_1_9_2/in2     LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_serial_data
Path End         : modem_serial_data_fast_LC_1_9_1/in0
Capture Clock    : modem_serial_data_fast_LC_1_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1579
---------------------------------------   ---- 
End-of-path arrival time (ps)             1579
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_serial_data                           uart_rx_fsm                    0                 0   +INF  RISE       1
i_serial_data_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_serial_data_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_serial_data_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_serial_data_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__222/I                                LocalMux                       0              1053   +INF  FALL       1
I__222/O                                LocalMux                     309              1361   +INF  FALL       1
I__225/I                                InMux                          0              1361   +INF  FALL       1
I__225/O                                InMux                        217              1579   +INF  FALL       1
modem_serial_data_fast_LC_1_9_1/in0     LogicCell40_SEQ_MODE_1011      0              1579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : o_rx_dataZ0Z_7_LC_1_8_1/in2
Capture Clock    : o_rx_dataZ0Z_7_LC_1_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2694
---------------------------------------   ---- 
End-of-path arrival time (ps)             2694
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__307/I                                      Odrv4                          0              1053   +INF  FALL       1
I__307/O                                      Odrv4                        372              1425   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__310/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__310/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__314/I                                      LocalMux                       0              2168   +INF  FALL       1
I__314/O                                      LocalMux                     309              2477   +INF  FALL       1
I__320/I                                      InMux                          0              2477   +INF  FALL       1
I__320/O                                      InMux                        217              2694   +INF  FALL       1
I__324/I                                      CascadeMux                     0              2694   +INF  FALL       1
I__324/O                                      CascadeMux                     0              2694   +INF  FALL       1
o_rx_dataZ0Z_7_LC_1_8_1/in2                   LogicCell40_SEQ_MODE_1010      0              2694   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_7_LC_1_8_1/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/in2
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2644
---------------------------------------   ---- 
End-of-path arrival time (ps)             2644
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__307/I                                      Odrv4                          0              1003   +INF  FALL       1
I__307/O                                      Odrv4                        372              1375   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1375   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1746   +INF  FALL       1
I__310/I                                      Span4Mux_v                     0              1746   +INF  FALL       1
I__310/O                                      Span4Mux_v                   372              2118   +INF  FALL       1
I__315/I                                      LocalMux                       0              2118   +INF  FALL       1
I__315/O                                      LocalMux                     309              2427   +INF  FALL       1
I__321/I                                      InMux                          0              2427   +INF  FALL       1
I__321/O                                      InMux                        217              2644   +INF  FALL       1
I__325/I                                      CascadeMux                     0              2644   +INF  FALL       1
I__325/O                                      CascadeMux                     0              2644   +INF  FALL       1
o_rx_dataZ0Z_5_LC_1_9_7/in2                   LogicCell40_SEQ_MODE_1010      0              2644   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : o_rx_dataZ0Z_6_LC_1_8_0/in0
Capture Clock    : o_rx_dataZ0Z_6_LC_1_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2694
---------------------------------------   ---- 
End-of-path arrival time (ps)             2694
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__307/I                                      Odrv4                          0              1053   +INF  FALL       1
I__307/O                                      Odrv4                        372              1425   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__309/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__309/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__312/I                                      LocalMux                       0              2168   +INF  FALL       1
I__312/O                                      LocalMux                     309              2477   +INF  FALL       1
I__318/I                                      InMux                          0              2477   +INF  FALL       1
I__318/O                                      InMux                        217              2694   +INF  FALL       1
o_rx_dataZ0Z_6_LC_1_8_0/in0                   LogicCell40_SEQ_MODE_1010      0              2694   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1058/I                                           ClkMux                         0              2153  RISE       1
I__1058/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_6_LC_1_8_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_no_of_data_bits[1]
Path End         : state_8_LC_1_13_1/in2
Capture Clock    : state_8_LC_1_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3409
---------------------------------------   ---- 
End-of-path arrival time (ps)             3409
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_no_of_data_bits[1]                          uart_rx_fsm                    0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_no_of_data_bits_ibuf_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_no_of_data_bits_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__307/I                                      Odrv4                          0              1053   +INF  FALL       1
I__307/O                                      Odrv4                        372              1425   +INF  FALL       1
I__308/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__308/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__309/I                                      Span4Mux_v                     0              1796   +INF  FALL       1
I__309/O                                      Span4Mux_v                   372              2168   +INF  FALL       1
I__313/I                                      Span4Mux_v                     0              2168   +INF  FALL       1
I__313/O                                      Span4Mux_v                   372              2540   +INF  FALL       1
I__319/I                                      LocalMux                       0              2540   +INF  FALL       1
I__319/O                                      LocalMux                     309              2848   +INF  FALL       1
I__322/I                                      InMux                          0              2848   +INF  FALL       1
I__322/O                                      InMux                        217              3066   +INF  FALL       1
I__326/I                                      CascadeMux                     0              3066   +INF  FALL       1
I__326/O                                      CascadeMux                     0              3066   +INF  FALL       1
state_RNO_0_8_LC_1_13_0/in2                   LogicCell40_SEQ_MODE_0000      0              3066   +INF  FALL       1
state_RNO_0_8_LC_1_13_0/ltout                 LogicCell40_SEQ_MODE_0000    344              3409   +INF  FALL       1
I__241/I                                      CascadeMux                     0              3409   +INF  FALL       1
I__241/O                                      CascadeMux                     0              3409   +INF  FALL       1
state_8_LC_1_13_1/in2                         LogicCell40_SEQ_MODE_1010      0              3409   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_5_LC_1_9_7/sr
Capture Clock    : o_rx_dataZ0Z_5_LC_1_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_5_LC_1_9_7/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_5_LC_1_9_7/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_ready_reg2_LC_1_9_6/sr
Capture Clock    : rx_data_ready_reg2_LC_1_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_ready_reg2_LC_1_9_6/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg2_LC_1_9_6/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_ready_reg1_LC_1_9_5/sr
Capture Clock    : rx_data_ready_reg1_LC_1_9_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_ready_reg1_LC_1_9_5/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
rx_data_ready_reg1_LC_1_9_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_rx_dataZ0Z_3_LC_1_9_4/sr
Capture Clock    : o_rx_dataZ0Z_3_LC_1_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
o_rx_dataZ0Z_3_LC_1_9_4/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
o_rx_dataZ0Z_3_LC_1_9_4/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_9_LC_1_9_3/sr
Capture Clock    : state_9_LC_1_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
state_9_LC_1_9_3/sr                           LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
state_9_LC_1_9_3/clk                                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : modem_serial_data_rep1_LC_1_9_2/sr
Capture Clock    : modem_serial_data_rep1_LC_1_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
modem_serial_data_rep1_LC_1_9_2/sr            LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_rep1_LC_1_9_2/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : modem_serial_data_fast_LC_1_9_1/sr
Capture Clock    : modem_serial_data_fast_LC_1_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
modem_serial_data_fast_LC_1_9_1/sr            LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_fast_LC_1_9_1/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : modem_serial_data_LC_1_9_0/sr
Capture Clock    : modem_serial_data_LC_1_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1024/I                                     SRMux                          0              3192   +INF  FALL       1
I__1024/O                                     SRMux                        358              3550   +INF  FALL       1
modem_serial_data_LC_1_9_0/sr                 LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1055/I                                           ClkMux                         0              2153  RISE       1
I__1055/O                                           ClkMux                       309              2461  RISE       1
modem_serial_data_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_7_LC_1_10_4/sr
Capture Clock    : state_7_LC_1_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1025/I                                     SRMux                          0              3192   +INF  FALL       1
I__1025/O                                     SRMux                        358              3550   +INF  FALL       1
state_7_LC_1_10_4/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1057/I                                           ClkMux                         0              2153  RISE       1
I__1057/O                                           ClkMux                       309              2461  RISE       1
state_7_LC_1_10_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : break_interrupt_LC_2_9_4/sr
Capture Clock    : break_interrupt_LC_2_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1026/I                                     SRMux                          0              3192   +INF  FALL       1
I__1026/O                                     SRMux                        358              3550   +INF  FALL       1
break_interrupt_LC_2_9_4/sr                   LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1056/I                                           ClkMux                         0              2153  RISE       1
I__1056/O                                           ClkMux                       309              2461  RISE       1
break_interrupt_LC_2_9_4/clk                        LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_7_LC_1_11_5/sr
Capture Clock    : rx_data_7_LC_1_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1027/I                                     SRMux                          0              3192   +INF  FALL       1
I__1027/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_7_LC_1_11_5/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_7_LC_1_11_5/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_5_LC_1_11_3/sr
Capture Clock    : rx_data_5_LC_1_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1027/I                                     SRMux                          0              3192   +INF  FALL       1
I__1027/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_5_LC_1_11_3/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_5_LC_1_11_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_3_LC_1_11_1/sr
Capture Clock    : rx_data_3_LC_1_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1027/I                                     SRMux                          0              3192   +INF  FALL       1
I__1027/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_3_LC_1_11_1/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1059/I                                           ClkMux                         0              2153  RISE       1
I__1059/O                                           ClkMux                       309              2461  RISE       1
rx_data_3_LC_1_11_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_start_LC_2_10_7/sr
Capture Clock    : rx_sampling_start_LC_2_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1028/I                                     SRMux                          0              3192   +INF  FALL       1
I__1028/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_start_LC_2_10_7/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_start_LC_2_10_7/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_0_LC_2_10_5/sr
Capture Clock    : state_0_LC_2_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1028/I                                     SRMux                          0              3192   +INF  FALL       1
I__1028/O                                     SRMux                        358              3550   +INF  FALL       1
state_0_LC_2_10_5/sr                          LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_0_LC_2_10_5/clk                               LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : clear_data_ready_LC_2_10_4/sr
Capture Clock    : clear_data_ready_LC_2_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1028/I                                     SRMux                          0              3192   +INF  FALL       1
I__1028/O                                     SRMux                        358              3550   +INF  FALL       1
clear_data_ready_LC_2_10_4/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
clear_data_ready_LC_2_10_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_1_LC_2_10_1/sr
Capture Clock    : state_1_LC_2_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1028/I                                     SRMux                          0              3192   +INF  FALL       1
I__1028/O                                     SRMux                        358              3550   +INF  FALL       1
state_1_LC_2_10_1/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1060/I                                           ClkMux                         0              2153  RISE       1
I__1060/O                                           ClkMux                       309              2461  RISE       1
state_1_LC_2_10_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_2_LC_1_12_7/sr
Capture Clock    : state_2_LC_1_12_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1029/I                                     SRMux                          0              3192   +INF  FALL       1
I__1029/O                                     SRMux                        358              3550   +INF  FALL       1
state_2_LC_1_12_7/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_2_LC_1_12_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_3_LC_1_12_0/sr
Capture Clock    : state_3_LC_1_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1029/I                                     SRMux                          0              3192   +INF  FALL       1
I__1029/O                                     SRMux                        358              3550   +INF  FALL       1
state_3_LC_1_12_0/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1062/I                                           ClkMux                         0              2153  RISE       1
I__1062/O                                           ClkMux                       309              2461  RISE       1
state_3_LC_1_12_0/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_10_LC_2_11_6/sr
Capture Clock    : state_10_LC_2_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1030/I                                     SRMux                          0              3192   +INF  FALL       1
I__1030/O                                     SRMux                        358              3550   +INF  FALL       1
state_10_LC_2_11_6/sr                         LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_10_LC_2_11_6/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_11_LC_2_11_2/sr
Capture Clock    : state_11_LC_2_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1030/I                                     SRMux                          0              3192   +INF  FALL       1
I__1030/O                                     SRMux                        358              3550   +INF  FALL       1
state_11_LC_2_11_2/sr                         LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1063/I                                           ClkMux                         0              2153  RISE       1
I__1063/O                                           ClkMux                       309              2461  RISE       1
state_11_LC_2_11_2/clk                              LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_3_LC_4_9_3/sr
Capture Clock    : timeout_counter_3_LC_4_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1031/I                                     SRMux                          0              3192   +INF  FALL       1
I__1031/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_3_LC_4_9_3/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_3_LC_4_9_3/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_2_LC_4_9_2/sr
Capture Clock    : timeout_counter_2_LC_4_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1031/I                                     SRMux                          0              3192   +INF  FALL       1
I__1031/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_2_LC_4_9_2/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_2_LC_4_9_2/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_1_LC_4_9_1/sr
Capture Clock    : timeout_counter_1_LC_4_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1031/I                                     SRMux                          0              3192   +INF  FALL       1
I__1031/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_1_LC_4_9_1/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_1_LC_4_9_1/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_0_LC_4_9_0/sr
Capture Clock    : timeout_counter_0_LC_4_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1031/I                                     SRMux                          0              3192   +INF  FALL       1
I__1031/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_0_LC_4_9_0/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1061/I                                           ClkMux                         0              2153  RISE       1
I__1061/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_0_LC_4_9_0/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_6_LC_1_13_7/sr
Capture Clock    : state_6_LC_1_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1032/I                                     SRMux                          0              3192   +INF  FALL       1
I__1032/O                                     SRMux                        358              3550   +INF  FALL       1
state_6_LC_1_13_7/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_6_LC_1_13_7/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_fast_6_LC_1_13_4/sr
Capture Clock    : state_fast_6_LC_1_13_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1032/I                                     SRMux                          0              3192   +INF  FALL       1
I__1032/O                                     SRMux                        358              3550   +INF  FALL       1
state_fast_6_LC_1_13_4/sr                     LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_fast_6_LC_1_13_4/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_8_LC_1_13_1/sr
Capture Clock    : state_8_LC_1_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1032/I                                     SRMux                          0              3192   +INF  FALL       1
I__1032/O                                     SRMux                        358              3550   +INF  FALL       1
state_8_LC_1_13_1/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1065/I                                           ClkMux                         0              2153  RISE       1
I__1065/O                                           ClkMux                       309              2461  RISE       1
state_8_LC_1_13_1/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_6_LC_2_12_6/sr
Capture Clock    : rx_data_6_LC_2_12_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1033/I                                     SRMux                          0              3192   +INF  FALL       1
I__1033/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_6_LC_2_12_6/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_6_LC_2_12_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_4_LC_2_12_4/sr
Capture Clock    : rx_data_4_LC_2_12_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1033/I                                     SRMux                          0              3192   +INF  FALL       1
I__1033/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_4_LC_2_12_4/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_4_LC_2_12_4/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_0_LC_2_12_1/sr
Capture Clock    : rx_data_0_LC_2_12_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1033/I                                     SRMux                          0              3192   +INF  FALL       1
I__1033/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_0_LC_2_12_1/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1066/I                                           ClkMux                         0              2153  RISE       1
I__1066/O                                           ClkMux                       309              2461  RISE       1
rx_data_0_LC_2_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : clearrxdataready1_LC_4_10_5/sr
Capture Clock    : clearrxdataready1_LC_4_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1034/I                                     SRMux                          0              3192   +INF  FALL       1
I__1034/O                                     SRMux                        358              3550   +INF  FALL       1
clearrxdataready1_LC_4_10_5/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
clearrxdataready1_LC_4_10_5/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : o_timeoutZ0_LC_4_10_1/sr
Capture Clock    : o_timeoutZ0_LC_4_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1034/I                                     SRMux                          0              3192   +INF  FALL       1
I__1034/O                                     SRMux                        358              3550   +INF  FALL       1
o_timeoutZ0_LC_4_10_1/sr                      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1067/I                                           ClkMux                         0              2153  RISE       1
I__1067/O                                           ClkMux                       309              2461  RISE       1
o_timeoutZ0_LC_4_10_1/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : clear_line_status_LC_5_9_4/sr
Capture Clock    : clear_line_status_LC_5_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1035/I                                     SRMux                          0              3192   +INF  FALL       1
I__1035/O                                     SRMux                        358              3550   +INF  FALL       1
clear_line_status_LC_5_9_4/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1064/I                                           ClkMux                         0              2153  RISE       1
I__1064/O                                           ClkMux                       309              2461  RISE       1
clear_line_status_LC_5_9_4/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : data_validation_LC_1_14_0/sr
Capture Clock    : data_validation_LC_1_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1036/I                                     SRMux                          0              3192   +INF  FALL       1
I__1036/O                                     SRMux                        358              3550   +INF  FALL       1
data_validation_LC_1_14_0/sr                  LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1068/I                                           ClkMux                         0              2153  RISE       1
I__1068/O                                           ClkMux                       309              2461  RISE       1
data_validation_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_2_LC_2_13_6/sr
Capture Clock    : rx_data_2_LC_2_13_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1037/I                                     SRMux                          0              3192   +INF  FALL       1
I__1037/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_2_LC_2_13_6/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_2_LC_2_13_6/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_1_LC_2_13_3/sr
Capture Clock    : rx_data_1_LC_2_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1037/I                                     SRMux                          0              3192   +INF  FALL       1
I__1037/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_1_LC_2_13_3/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1069/I                                           ClkMux                         0              2153  RISE       1
I__1069/O                                           ClkMux                       309              2461  RISE       1
rx_data_1_LC_2_13_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_5_LC_4_11_1/sr
Capture Clock    : timeout_counter_5_LC_4_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1038/I                                     SRMux                          0              3192   +INF  FALL       1
I__1038/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_5_LC_4_11_1/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_5_LC_4_11_1/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_4_LC_4_11_0/sr
Capture Clock    : timeout_counter_4_LC_4_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1038/I                                     SRMux                          0              3192   +INF  FALL       1
I__1038/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_4_LC_4_11_0/sr                LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1070/I                                           ClkMux                         0              2153  RISE       1
I__1070/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_4_LC_4_11_0/clk                     LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : timeout_counter_begin_LC_5_10_0/sr
Capture Clock    : timeout_counter_begin_LC_5_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1039/I                                     SRMux                          0              3192   +INF  FALL       1
I__1039/O                                     SRMux                        358              3550   +INF  FALL       1
timeout_counter_begin_LC_5_10_0/sr            LogicCell40_SEQ_MODE_1011      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1071/I                                           ClkMux                         0              2153  RISE       1
I__1071/O                                           ClkMux                       309              2461  RISE       1
timeout_counter_begin_LC_5_10_0/clk                 LogicCell40_SEQ_MODE_1011      0              2461  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_4_LC_2_14_6/sr
Capture Clock    : state_4_LC_2_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1040/I                                     SRMux                          0              3192   +INF  FALL       1
I__1040/O                                     SRMux                        358              3550   +INF  FALL       1
state_4_LC_2_14_6/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_4_LC_2_14_6/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : state_5_LC_2_14_4/sr
Capture Clock    : state_5_LC_2_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1040/I                                     SRMux                          0              3192   +INF  FALL       1
I__1040/O                                     SRMux                        358              3550   +INF  FALL       1
state_5_LC_2_14_4/sr                          LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
state_5_LC_2_14_4/clk                               LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_reg2_fast_LC_2_14_1/sr
Capture Clock    : rx_sampling_clock_reg2_fast_LC_2_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1040/I                                     SRMux                          0              3192   +INF  FALL       1
I__1040/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_reg2_fast_LC_2_14_1/sr      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1072/I                                           ClkMux                         0              2153  RISE       1
I__1072/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_fast_LC_2_14_1/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_8_LC_4_12_2/sr
Capture Clock    : rx_data_8_LC_4_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1041/I                                     SRMux                          0              3192   +INF  FALL       1
I__1041/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_8_LC_4_12_2/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_8_LC_4_12_2/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_data_9_LC_4_12_1/sr
Capture Clock    : rx_data_9_LC_4_12_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1041/I                                     SRMux                          0              3192   +INF  FALL       1
I__1041/O                                     SRMux                        358              3550   +INF  FALL       1
rx_data_9_LC_4_12_1/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1073/I                                           ClkMux                         0              2153  RISE       1
I__1073/O                                           ClkMux                       309              2461  RISE       1
rx_data_9_LC_4_12_1/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_clk_reg2_LC_5_11_7/sr
Capture Clock    : rx_clk_reg2_LC_5_11_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1042/I                                     SRMux                          0              3192   +INF  FALL       1
I__1042/O                                     SRMux                        358              3550   +INF  FALL       1
rx_clk_reg2_LC_5_11_7/sr                      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg2_LC_5_11_7/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : stick_parity_bit_LC_5_11_5/sr
Capture Clock    : stick_parity_bit_LC_5_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1042/I                                     SRMux                          0              3192   +INF  FALL       1
I__1042/O                                     SRMux                        358              3550   +INF  FALL       1
stick_parity_bit_LC_5_11_5/sr                 LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
stick_parity_bit_LC_5_11_5/clk                      LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_reg1_fast_LC_5_11_4/sr
Capture Clock    : rx_sampling_clock_reg1_fast_LC_5_11_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1042/I                                     SRMux                          0              3192   +INF  FALL       1
I__1042/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_reg1_fast_LC_5_11_4/sr      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_fast_LC_5_11_4/clk           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_clk_reg1_LC_5_11_3/sr
Capture Clock    : rx_clk_reg1_LC_5_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1042/I                                     SRMux                          0              3192   +INF  FALL       1
I__1042/O                                     SRMux                        358              3550   +INF  FALL       1
rx_clk_reg1_LC_5_11_3/sr                      LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1074/I                                           ClkMux                         0              2153  RISE       1
I__1074/O                                           ClkMux                       309              2461  RISE       1
rx_clk_reg1_LC_5_11_3/clk                           LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_reg2_LC_2_15_5/sr
Capture Clock    : rx_sampling_clock_reg2_LC_2_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1043/I                                     SRMux                          0              3192   +INF  FALL       1
I__1043/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_reg2_LC_2_15_5/sr           LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg2_LC_2_15_5/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_reg1_LC_2_15_3/sr
Capture Clock    : rx_sampling_clock_reg1_LC_2_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1043/I                                     SRMux                          0              3192   +INF  FALL       1
I__1043/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_reg1_LC_2_15_3/sr           LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1075/I                                           ClkMux                         0              2153  RISE       1
I__1075/O                                           ClkMux                       309              2461  RISE       1
rx_sampling_clock_reg1_LC_2_15_3/clk                LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : framing_error_LC_7_10_0/sr
Capture Clock    : framing_error_LC_7_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1045/I                                     SRMux                          0              3192   +INF  FALL       1
I__1045/O                                     SRMux                        358              3550   +INF  FALL       1
framing_error_LC_7_10_0/sr                    LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1076/I                                           ClkMux                         0              2153  RISE       1
I__1076/O                                           ClkMux                       309              2461  RISE       1
framing_error_LC_7_10_0/clk                         LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : rx_sampling_clock_er_LC_4_14_1/sr
Capture Clock    : rx_sampling_clock_er_LC_4_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_rx_clk:R#1)    -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3227
- Setup Time                                                0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1046/I                                     SRMux                          0              3192   +INF  FALL       1
I__1046/O                                     SRMux                        358              3550   +INF  FALL       1
rx_sampling_clock_er_LC_4_14_1/sr             LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_rx_clk                                        uart_rx_fsm                    0                 0  RISE       1
i_rx_clk_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0  RISE       1
i_rx_clk_ibuf_iopad/DOUT                        IO_PAD                       590               590  RISE       1
i_rx_clk_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590  RISE       1
i_rx_clk_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__1013/I                                       Odrv4                          0              1207  RISE       1
I__1013/O                                       Odrv4                        351              1558  RISE       1
I__1015/I                                       LocalMux                       0              1558  RISE       1
I__1015/O                                       LocalMux                     330              1887  RISE       1
I__1017/I                                       IoInMux                        0              1887  RISE       1
I__1017/O                                       IoInMux                      259              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2147  RISE       1
i_rx_clk_ibuf_RNIGJ1D/GLOBALBUFFEROUTPUT        ICE_GB                       617              2764  RISE       5
I__841/I                                        gio2CtrlBuf                    0              2764  RISE       1
I__841/O                                        gio2CtrlBuf                    0              2764  RISE       1
I__842/I                                        GlobalMux                      0              2764  RISE       1
I__842/O                                        GlobalMux                    154              2918  RISE       1
I__844/I                                        ClkMux                         0              2918  RISE       1
I__844/O                                        ClkMux                       309              3227  RISE       1
rx_sampling_clock_er_LC_4_14_1/clk              LogicCell40_SEQ_MODE_1010      0              3227  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : parity_error_LC_5_13_2/sr
Capture Clock    : parity_error_LC_5_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1047/I                                     SRMux                          0              3192   +INF  FALL       1
I__1047/O                                     SRMux                        358              3550   +INF  FALL       1
parity_error_LC_5_13_2/sr                     LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1077/I                                           ClkMux                         0              2153  RISE       1
I__1077/O                                           ClkMux                       309              2461  RISE       1
parity_error_LC_5_13_2/clk                          LogicCell40_SEQ_MODE_1010      0              2461  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_rst
Path End         : check_bit_LC_6_12_3/sr
Capture Clock    : check_bit_LC_6_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uart_rx_fsm|i_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2461
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3550
---------------------------------------   ---- 
End-of-path arrival time (ps)             3550
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_rst                                         uart_rx_fsm                    0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
i_rst_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
i_rst_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__167/I                                      Odrv4                          0              1053   +INF  FALL       1
I__167/O                                      Odrv4                        372              1425   +INF  FALL       1
I__168/I                                      Span4Mux_v                     0              1425   +INF  FALL       1
I__168/O                                      Span4Mux_v                   372              1796   +INF  FALL       1
I__169/I                                      Span4Mux_s3_h                  0              1796   +INF  FALL       1
I__169/O                                      Span4Mux_s3_h                231              2028   +INF  FALL       1
I__170/I                                      LocalMux                       0              2028   +INF  FALL       1
I__170/O                                      LocalMux                     309              2336   +INF  FALL       1
I__171/I                                      IoInMux                        0              2336   +INF  FALL       1
I__171/O                                      IoInMux                      217              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2554   +INF  FALL       1
i_rst_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3115   +INF  FALL      65
I__1021/I                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1021/O                                     gio2CtrlBuf                    0              3115   +INF  FALL       1
I__1022/I                                     GlobalMux                      0              3115   +INF  FALL       1
I__1022/O                                     GlobalMux                     77              3192   +INF  FALL       1
I__1048/I                                     SRMux                          0              3192   +INF  FALL       1
I__1048/O                                     SRMux                        358              3550   +INF  FALL       1
check_bit_LC_6_12_3/sr                        LogicCell40_SEQ_MODE_1010      0              3550   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               uart_rx_fsm                    0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__1053/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__1053/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__1054/I                                           GlobalMux                      0              1998  RISE       1
I__1054/O                                           GlobalMux                    154              2153  RISE       1
I__1078/I                                           ClkMux                         0              2153  RISE       1
I__1078/O                                           ClkMux                       309              2461  RISE       1
check_bit_LC_6_12_3/clk                             LogicCell40_SEQ_MODE_1010      0              2461  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

