{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744122724773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744122724773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 16:32:04 2025 " "Processing started: Tue Apr  8 16:32:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744122724773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122724773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122724774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744122724982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744122724982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dual_boot/synthesis/dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dual_boot/synthesis/dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_boot " "Found entity 1: dual_boot" {  } { { "output_files/dual_boot/synthesis/dual_boot.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/dual_boot.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dual_boot/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dual_boot/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "output_files/dual_boot/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dual_boot/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dual_boot/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "output_files/dual_boot/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dual_boot/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dual_boot/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "output_files/dual_boot/synthesis/submodules/altera_dual_boot.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOUCH_SPI_MASTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file TOUCH_SPI_MASTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_MASTER " "Found entity 1: TOUCH_SPI_MASTER" {  } { { "TOUCH_SPI_MASTER.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RUBIKS_CUBE_STATE_LCD.sv 1 1 " "Found 1 design units, including 1 entities, in source file RUBIKS_CUBE_STATE_LCD.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RUBIKS_CUBE_STATE_LCD " "Found entity 1: RUBIKS_CUBE_STATE_LCD" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_SPI_MASTER_IMPROVED.sv 1 1 " "Found 1 design units, including 1 entities, in source file LCD_SPI_MASTER_IMPROVED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SPI_MASTER_IMPROVED " "Found entity 1: LCD_SPI_MASTER_IMPROVED" {  } { { "LCD_SPI_MASTER_IMPROVED.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_MASTER_IMPROVED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_SPI_CONTROLLER_RUBIK.sv 1 1 " "Found 1 design units, including 1 entities, in source file LCD_SPI_CONTROLLER_RUBIK.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SPI_CONTROLLER_RUBIK " "Found entity 1: LCD_SPI_CONTROLLER_RUBIK" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_RUBIKS_CUBE_DISPLAY.sv 1 1 " "Found 1 design units, including 1 entities, in source file LCD_RUBIKS_CUBE_DISPLAY.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_RUBIKS_CUBE_DISPLAY " "Found entity 1: LCD_RUBIKS_CUBE_DISPLAY" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOUCH_SPI_CONTROLLER.sv 1 1 " "Found 1 design units, including 1 entities, in source file TOUCH_SPI_CONTROLLER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_CONTROLLER " "Found entity 1: TOUCH_SPI_CONTROLLER" {  } { { "TOUCH_SPI_CONTROLLER.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_CONTROLLER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SQUARE_STATE.sv 1 1 " "Found 1 design units, including 1 entities, in source file SQUARE_STATE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_STATE " "Found entity 1: SQUARE_STATE" {  } { { "SQUARE_STATE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SQUARE_STATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOUCH_CALIBRATION.sv 1 1 " "Found 1 design units, including 1 entities, in source file TOUCH_CALIBRATION.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_CALIBRATION " "Found entity 1: TOUCH_CALIBRATION" {  } { { "TOUCH_CALIBRATION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COLOUR_CHOICE_LCD.sv 1 1 " "Found 1 design units, including 1 entities, in source file COLOUR_CHOICE_LCD.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COLOUR_CHOICE_LCD " "Found entity 1: COLOUR_CHOICE_LCD" {  } { { "COLOUR_CHOICE_LCD.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SQUARE_TOUCH.sv 1 1 " "Found 1 design units, including 1 entities, in source file SQUARE_TOUCH.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_TOUCH " "Found entity 1: SQUARE_TOUCH" {  } { { "SQUARE_TOUCH.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SQUARE_TOUCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729790 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RUBIKS_CUBE_STATE_TOUCH.sv(94) " "Verilog HDL information at RUBIKS_CUBE_STATE_TOUCH.sv(94): always construct contains both blocking and non-blocking assignments" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744122729791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RUBIKS_CUBE_STATE_TOUCH.sv 1 1 " "Found 1 design units, including 1 entities, in source file RUBIKS_CUBE_STATE_TOUCH.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RUBIKS_CUBE_STATE_TOUCH " "Found entity 1: RUBIKS_CUBE_STATE_TOUCH" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SQUARE_TOUCH_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file SQUARE_TOUCH_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_TOUCH_tb " "Found entity 1: SQUARE_TOUCH_tb" {  } { { "SQUARE_TOUCH_tb.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SQUARE_TOUCH_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOUCH_SPI_MASTER_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file TOUCH_SPI_MASTER_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_MASTER_tb " "Found entity 1: TOUCH_SPI_MASTER_tb" {  } { { "TOUCH_SPI_MASTER_tb.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STEP_CONVERSION.sv 1 1 " "Found 1 design units, including 1 entities, in source file STEP_CONVERSION.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STEP_CONVERSION " "Found entity 1: STEP_CONVERSION" {  } { { "STEP_CONVERSION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/STEP_CONVERSION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STEP_CONVERSION_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file STEP_CONVERSION_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STEP_CONVERSION_tb " "Found entity 1: STEP_CONVERSION_tb" {  } { { "STEP_CONVERSION_tb.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/STEP_CONVERSION_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OV7670_SCCB.sv 1 1 " "Found 1 design units, including 1 entities, in source file OV7670_SCCB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_SCCB " "Found entity 1: OV7670_SCCB" {  } { { "OV7670_SCCB.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OV7670_SCCB_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file OV7670_SCCB_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_SCCB_tb " "Found entity 1: OV7670_SCCB_tb" {  } { { "OV7670_SCCB_tb.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OV7670_INIT.sv 1 1 " "Found 1 design units, including 1 entities, in source file OV7670_INIT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_INIT " "Found entity 1: OV7670_INIT" {  } { { "OV7670_INIT.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OV7670_INIT_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file OV7670_INIT_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_INIT_tb " "Found entity 1: OV7670_INIT_tb" {  } { { "OV7670_INIT_tb.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OV7670_Cam.sv(277) " "Verilog HDL information at OV7670_Cam.sv(277): always construct contains both blocking and non-blocking assignments" {  } { { "OV7670_Cam.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 277 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744122729795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OV7670_Cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file OV7670_Cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_Cam " "Found entity 1: OV7670_Cam" {  } { { "OV7670_Cam.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ASYNC_FIFO.sv(42) " "Verilog HDL information at ASYNC_FIFO.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "ASYNC_FIFO.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744122729796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASYNC_FIFO.sv 1 1 " "Found 1 design units, including 1 entities, in source file ASYNC_FIFO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO " "Found entity 1: ASYNC_FIFO" {  } { { "ASYNC_FIFO.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASYNC_FIFO_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ASYNC_FIFO_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO_tb " "Found entity 1: ASYNC_FIFO_tb" {  } { { "ASYNC_FIFO_tb.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SWITCH_DEBOUNCE.sv 1 1 " "Found 1 design units, including 1 entities, in source file SWITCH_DEBOUNCE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SWITCH_DEBOUNCE " "Found entity 1: SWITCH_DEBOUNCE" {  } { { "SWITCH_DEBOUNCE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SWITCH_DEBOUNCE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729796 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DETECT_SWITCH_EDGE.sv(57) " "Verilog HDL information at DETECT_SWITCH_EDGE.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "DETECT_SWITCH_EDGE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744122729797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DETECT_SWITCH_EDGE.sv 1 1 " "Found 1 design units, including 1 entities, in source file DETECT_SWITCH_EDGE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DETECT_SWITCH_EDGE " "Found entity 1: DETECT_SWITCH_EDGE" {  } { { "DETECT_SWITCH_EDGE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COORDINATE_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file COORDINATE_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COORDINATE_COUNTER " "Found entity 1: COORDINATE_COUNTER" {  } { { "COORDINATE_COUNTER.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SKID_BUFFER.sv 1 1 " "Found 1 design units, including 1 entities, in source file SKID_BUFFER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SKID_BUFFER " "Found entity 1: SKID_BUFFER" {  } { { "SKID_BUFFER.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SKID_BUFFER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SKID_BUFFER_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file SKID_BUFFER_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SKID_BUFFER_tb " "Found entity 1: SKID_BUFFER_tb" {  } { { "SKID_BUFFER_tb.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SKID_BUFFER_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DETECT_SWITCH_EDGE_NOISY.sv(49) " "Verilog HDL information at DETECT_SWITCH_EDGE_NOISY.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744122729798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DETECT_SWITCH_EDGE_NOISY.sv 1 1 " "Found 1 design units, including 1 entities, in source file DETECT_SWITCH_EDGE_NOISY.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DETECT_SWITCH_EDGE_NOISY " "Found entity 1: DETECT_SWITCH_EDGE_NOISY" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASYNC_FIFO_FULL_FRAME.sv 1 1 " "Found 1 design units, including 1 entities, in source file ASYNC_FIFO_FULL_FRAME.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO_FULL_FRAME " "Found entity 1: ASYNC_FIFO_FULL_FRAME" {  } { { "ASYNC_FIFO_FULL_FRAME.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_FULL_FRAME.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_A FONT_a FONT_DEFINITION.sv(135) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(135): object \"FONT_A\" differs only in case from object \"FONT_a\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_B FONT_b FONT_DEFINITION.sv(136) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(136): object \"FONT_B\" differs only in case from object \"FONT_b\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_C FONT_c FONT_DEFINITION.sv(137) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(137): object \"FONT_C\" differs only in case from object \"FONT_c\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_D FONT_d FONT_DEFINITION.sv(138) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(138): object \"FONT_D\" differs only in case from object \"FONT_d\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_E FONT_e FONT_DEFINITION.sv(139) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(139): object \"FONT_E\" differs only in case from object \"FONT_e\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_F FONT_f FONT_DEFINITION.sv(140) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(140): object \"FONT_F\" differs only in case from object \"FONT_f\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_G FONT_g FONT_DEFINITION.sv(141) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(141): object \"FONT_G\" differs only in case from object \"FONT_g\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_H FONT_h FONT_DEFINITION.sv(142) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(142): object \"FONT_H\" differs only in case from object \"FONT_h\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 142 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_I FONT_i FONT_DEFINITION.sv(143) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(143): object \"FONT_I\" differs only in case from object \"FONT_i\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_J FONT_j FONT_DEFINITION.sv(144) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(144): object \"FONT_J\" differs only in case from object \"FONT_j\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 144 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_K FONT_k FONT_DEFINITION.sv(145) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(145): object \"FONT_K\" differs only in case from object \"FONT_k\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_L FONT_l FONT_DEFINITION.sv(146) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(146): object \"FONT_L\" differs only in case from object \"FONT_l\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 146 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_M FONT_m FONT_DEFINITION.sv(147) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(147): object \"FONT_M\" differs only in case from object \"FONT_m\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 147 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_N FONT_n FONT_DEFINITION.sv(148) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(148): object \"FONT_N\" differs only in case from object \"FONT_n\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 148 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_O FONT_o FONT_DEFINITION.sv(149) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(149): object \"FONT_O\" differs only in case from object \"FONT_o\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 149 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_P FONT_p FONT_DEFINITION.sv(150) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(150): object \"FONT_P\" differs only in case from object \"FONT_p\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_Q FONT_q FONT_DEFINITION.sv(151) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(151): object \"FONT_Q\" differs only in case from object \"FONT_q\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_R FONT_r FONT_DEFINITION.sv(152) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(152): object \"FONT_R\" differs only in case from object \"FONT_r\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_S FONT_s FONT_DEFINITION.sv(153) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(153): object \"FONT_S\" differs only in case from object \"FONT_s\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_T FONT_t FONT_DEFINITION.sv(154) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(154): object \"FONT_T\" differs only in case from object \"FONT_t\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_U FONT_u FONT_DEFINITION.sv(155) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(155): object \"FONT_U\" differs only in case from object \"FONT_u\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_V FONT_v FONT_DEFINITION.sv(156) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(156): object \"FONT_V\" differs only in case from object \"FONT_v\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_W FONT_w FONT_DEFINITION.sv(157) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(157): object \"FONT_W\" differs only in case from object \"FONT_w\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_X FONT_x FONT_DEFINITION.sv(158) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(158): object \"FONT_X\" differs only in case from object \"FONT_x\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_Y FONT_y FONT_DEFINITION.sv(159) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(159): object \"FONT_Y\" differs only in case from object \"FONT_y\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FONT_Z FONT_z FONT_DEFINITION.sv(160) " "Verilog HDL Declaration information at FONT_DEFINITION.sv(160): object \"FONT_Z\" differs only in case from object \"FONT_z\" in the same scope" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 160 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FONT_DEFINITION.sv 1 0 " "Found 1 design units, including 0 entities, in source file FONT_DEFINITION.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FONT_DEFINITION (SystemVerilog) " "Found design unit 1: FONT_DEFINITION (SystemVerilog)" {  } { { "FONT_DEFINITION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/FONT_DEFINITION.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEXT_GENERATOR.sv 1 1 " "Found 1 design units, including 1 entities, in source file TEXT_GENERATOR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TEXT_GENERATOR " "Found entity 1: TEXT_GENERATOR" {  } { { "TEXT_GENERATOR.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TEXT_GENERATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LETTER_GENERATOR.sv 1 1 " "Found 1 design units, including 1 entities, in source file LETTER_GENERATOR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LETTER_GENERATOR " "Found entity 1: LETTER_GENERATOR" {  } { { "LETTER_GENERATOR.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LETTER_GENERATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEXT_GENERATOR_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file TEXT_GENERATOR_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TEXT_GENERATOR_tb " "Found entity 1: TEXT_GENERATOR_tb" {  } { { "TEXT_GENERATOR_tb.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TEXT_GENERATOR_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MSP2807_COLOURS.sv 1 0 " "Found 1 design units, including 0 entities, in source file MSP2807_COLOURS.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSP2807_COLOURS (SystemVerilog) " "Found design unit 1: MSP2807_COLOURS (SystemVerilog)" {  } { { "MSP2807_COLOURS.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/MSP2807_COLOURS.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SOBEL_FILTER_RGB565.sv 1 1 " "Found 1 design units, including 1 entities, in source file SOBEL_FILTER_RGB565.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOBEL_FILTER_RGB565 " "Found entity 1: SOBEL_FILTER_RGB565" {  } { { "SOBEL_FILTER_RGB565.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SOBEL_FILTER_RGB565_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file SOBEL_FILTER_RGB565_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOBEL_FILTER_RGB565_tb " "Found entity 1: SOBEL_FILTER_RGB565_tb" {  } { { "SOBEL_FILTER_RGB565_tb.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HARRIS_CORNER_DETECTOR.sv 1 1 " "Found 1 design units, including 1 entities, in source file HARRIS_CORNER_DETECTOR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HARRIS_CORNER_DETECTOR " "Found entity 1: HARRIS_CORNER_DETECTOR" {  } { { "HARRIS_CORNER_DETECTOR.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/mem/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/mem/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "ip/mem/mem.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ip/mem/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HARRIS_CORNER_DETECTOR_V2.sv 1 1 " "Found 1 design units, including 1 entities, in source file HARRIS_CORNER_DETECTOR_V2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HARRIS_CORNER_DETECTOR_V2 " "Found entity 1: HARRIS_CORNER_DETECTOR_V2" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SOBEL_FILTER_RGB565_V2.sv 1 1 " "Found 1 design units, including 1 entities, in source file SOBEL_FILTER_RGB565_V2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOBEL_FILTER_RGB565_V2 " "Found entity 1: SOBEL_FILTER_RGB565_V2" {  } { { "SOBEL_FILTER_RGB565_V2.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SOBEL_FILTER_RGB565_V2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv 1 1 " "Found 1 design units, including 1 entities, in source file ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FRAME_BUFFER_CORNER_DETECTION " "Found entity 1: ASYNC_FRAME_BUFFER_CORNER_DETECTION" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COORDINATE_AVERAGE.sv 1 1 " "Found 1 design units, including 1 entities, in source file COORDINATE_AVERAGE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COORDINATE_AVERAGE " "Found entity 1: COORDINATE_AVERAGE" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SQUARE_STATE_MOVABLE.sv 1 1 " "Found 1 design units, including 1 entities, in source file SQUARE_STATE_MOVABLE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_STATE_MOVABLE " "Found entity 1: SQUARE_STATE_MOVABLE" {  } { { "SQUARE_STATE_MOVABLE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/SQUARE_STATE_MOVABLE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRACK_OBJECT.sv 1 1 " "Found 1 design units, including 1 entities, in source file TRACK_OBJECT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TRACK_OBJECT " "Found entity 1: TRACK_OBJECT" {  } { { "TRACK_OBJECT.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TRACK_OBJECT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(70) " "Verilog HDL Expression warning at CORNER_TEST.sv(70): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(72) " "Verilog HDL Expression warning at CORNER_TEST.sv(72): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(75) " "Verilog HDL Expression warning at CORNER_TEST.sv(75): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(77) " "Verilog HDL Expression warning at CORNER_TEST.sv(77): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(79) " "Verilog HDL Expression warning at CORNER_TEST.sv(79): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(81) " "Verilog HDL Expression warning at CORNER_TEST.sv(81): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(82) " "Verilog HDL Expression warning at CORNER_TEST.sv(82): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 CORNER_TEST.sv(84) " "Verilog HDL Expression warning at CORNER_TEST.sv(84): truncated literal to match 9 bits" {  } { { "CORNER_TEST.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744122729808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CORNER_TEST.sv 1 1 " "Found 1 design units, including 1 entities, in source file CORNER_TEST.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CORNER_TEST " "Found entity 1: CORNER_TEST" {  } { { "CORNER_TEST.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/Multiplier/mult_9x9_signed.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/Multiplier/mult_9x9_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9x9_signed " "Found entity 1: mult_9x9_signed" {  } { { "output_files/Multiplier/mult_9x9_signed.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/Multiplier/mult_9x9_signed.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122729809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122729809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_RUBIKS_CUBE_DISPLAY " "Elaborating entity \"LCD_RUBIKS_CUBE_DISPLAY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744122729867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_boot dual_boot:u0 " "Elaborating entity \"dual_boot\" for hierarchy \"dual_boot:u0\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "u0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122729870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot " "Elaborating entity \"altera_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\"" {  } { { "output_files/dual_boot/synthesis/dual_boot.v" "dual_boot" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/dual_boot.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122729872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "output_files/dual_boot/synthesis/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122729916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122729999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730050 ""}  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122730050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730052 ""}  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122730052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "counter" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730074 ""}  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122730074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/cntr_d7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122730098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122730098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/blastsail/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dual_boot:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\"" {  } { { "output_files/dual_boot/synthesis/dual_boot.v" "rst_controller" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/dual_boot.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "output_files/dual_boot/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "output_files/dual_boot/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP_CONVERSION STEP_CONVERSION:convert " "Elaborating entity \"STEP_CONVERSION\" for hierarchy \"STEP_CONVERSION:convert\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "convert" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "pll_inst" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 125 " "Parameter \"clk2_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 125 " "Parameter \"clk3_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 104167 " "Parameter \"clk3_phase_shift\" = \"104167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 2 " "Parameter \"clk4_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122730134 ""}  } { { "ip/pll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122730134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122730161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122730161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/blastsail/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH_DEBOUNCE SWITCH_DEBOUNCE:vsync_debounce " "Elaborating entity \"SWITCH_DEBOUNCE\" for hierarchy \"SWITCH_DEBOUNCE:vsync_debounce\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "vsync_debounce" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECT_SWITCH_EDGE DETECT_SWITCH_EDGE:sw0_det " "Elaborating entity \"DETECT_SWITCH_EDGE\" for hierarchy \"DETECT_SWITCH_EDGE:sw0_det\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "sw0_det" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH_DEBOUNCE DETECT_SWITCH_EDGE:sw0_det\|SWITCH_DEBOUNCE:debounce " "Elaborating entity \"SWITCH_DEBOUNCE\" for hierarchy \"DETECT_SWITCH_EDGE:sw0_det\|SWITCH_DEBOUNCE:debounce\"" {  } { { "DETECT_SWITCH_EDGE.sv" "debounce" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUBIKS_CUBE_STATE_LCD RUBIKS_CUBE_STATE_LCD:cube " "Elaborating entity \"RUBIKS_CUBE_STATE_LCD\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "cube" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq0\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq1\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq2\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq2" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq3\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq3" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq4 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq4\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq4" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq5 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq5\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq5" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq6 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq6\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq6" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq7 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq7\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq7" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq8 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq8\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq8" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq9 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq9\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq9" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq10 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq10\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq10" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq11 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq11\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq11" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq12 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq12\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq12" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq13 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq13\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq13" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq14 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq14\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq14" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq15 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq15\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq15" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq16 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq16\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq16" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq17 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq17\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq17" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq18 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq18\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq18" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq19 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq19\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq19" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq20 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq20\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq20" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq21 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq21\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq21" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq22 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq22\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq22" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq23 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq23\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq23" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq24 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq24\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq24" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq25 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq25\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq25" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq26 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq26\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq26" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq27 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq27\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq27" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq28 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq28\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq28" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq29 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq29\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq29" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq30 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq30\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq30" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq31 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq31\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq31" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq32 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq32\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq32" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq33 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq33\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq33" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq34 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq34\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq34" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq35 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq35\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq35" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq36 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq36\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq36" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq37 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq37\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq37" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq38 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq38\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq38" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq39 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq39\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq39" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq40 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq40\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq40" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq41 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq41\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq41" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq42 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq42\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq42" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq43 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq43\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq43" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq44 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq44\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq44" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq45 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq45\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq45" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq46 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq46\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq46" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq47 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq47\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq47" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq48 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq48\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq48" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq49 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq49\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq49" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq50 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq50\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq50" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq51 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq51\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq51" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq52 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq52\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq52" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq53 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq53\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq53" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SPI_CONTROLLER_RUBIK LCD_SPI_CONTROLLER_RUBIK:lcd " "Elaborating entity \"LCD_SPI_CONTROLLER_RUBIK\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "lcd" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COORDINATE_COUNTER LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords " "Elaborating entity \"COORDINATE_COUNTER\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\"" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "coords" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SPI_MASTER_IMPROVED LCD_SPI_CONTROLLER_RUBIK:lcd\|LCD_SPI_MASTER_IMPROVED:spi " "Elaborating entity \"LCD_SPI_MASTER_IMPROVED\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\|LCD_SPI_MASTER_IMPROVED:spi\"" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "spi" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_SPI_CONTROLLER TOUCH_SPI_CONTROLLER:touch " "Elaborating entity \"TOUCH_SPI_CONTROLLER\" for hierarchy \"TOUCH_SPI_CONTROLLER:touch\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "touch" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_SPI_MASTER TOUCH_SPI_CONTROLLER:touch\|TOUCH_SPI_MASTER:touch " "Elaborating entity \"TOUCH_SPI_MASTER\" for hierarchy \"TOUCH_SPI_CONTROLLER:touch\|TOUCH_SPI_MASTER:touch\"" {  } { { "TOUCH_SPI_CONTROLLER.sv" "touch" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_CONTROLLER.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_CALIBRATION TOUCH_CALIBRATION:calibration " "Elaborating entity \"TOUCH_CALIBRATION\" for hierarchy \"TOUCH_CALIBRATION:calibration\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "calibration" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq0\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq1\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq2\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq2" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq3\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq3" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOUR_CHOICE_LCD COLOUR_CHOICE_LCD:colour_choice " "Elaborating entity \"COLOUR_CHOICE_LCD\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "colour_choice" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730251 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "COLOUR_CHOICE_LCD.sv(107) " "Verilog HDL Case Statement information at COLOUR_CHOICE_LCD.sv(107): all case item expressions in this case statement are onehot" {  } { { "COLOUR_CHOICE_LCD.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744122730253 "|LCD_RUBIKS_CUBE_DISPLAY|COLOUR_CHOICE_LCD:colour_choice"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq0\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq1\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq2\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq2" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq3\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq3" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq4 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq4\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq4" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq5 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq5\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq5" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq00 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq00\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq00" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq01 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq01\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq01" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq02 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq02\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq02" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq10 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq10\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq10" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq11 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq11\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq11" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq12 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq12\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq12" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUBIKS_CUBE_STATE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch " "Elaborating entity \"RUBIKS_CUBE_STATE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "state_touch" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq0 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq0\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq1 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq1\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq2 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq2\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq2" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq3 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq3\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq3" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq4 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq4\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq4" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq5 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq5\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq5" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq6 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq6\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq6" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq7 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq7\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq7" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq8 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq8\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq8" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq9 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq9\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq9" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq10 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq10\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq10" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq11 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq11\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq11" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq12 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq12\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq12" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq13 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq13\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq13" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq14 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq14\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq14" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq15 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq15\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq15" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq16 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq16\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq16" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq17 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq17\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq17" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq18 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq18\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq18" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq19 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq19\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq19" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq20 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq20\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq20" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq21 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq21\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq21" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq22 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq22\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq22" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq23 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq23\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq23" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq24 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq24\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq24" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq25 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq25\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq25" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq26 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq26\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq26" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq27 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq27\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq27" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq28 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq28\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq28" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq29 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq29\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq29" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq30 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq30\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq30" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq31 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq31\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq31" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq32 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq32\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq32" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq33 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq33\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq33" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq34 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq34\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq34" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq35 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq35\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq35" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq36 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq36\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq36" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq37 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq37\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq37" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq38 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq38\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq38" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq39 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq39\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq39" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq40 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq40\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq40" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq41 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq41\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq41" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq42 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq42\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq42" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq43 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq43\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq43" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq44 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq44\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq44" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq45 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq45\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq45" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq46 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq46\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq46" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq47 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq47\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq47" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq48 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq48\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq48" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq49 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq49\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq49" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq50 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq50\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq50" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq51 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq51\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq51" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq52 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq52\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq52" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq53 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq53\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq53" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASYNC_FRAME_BUFFER_CORNER_DETECTION ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer " "Elaborating entity \"ASYNC_FRAME_BUFFER_CORNER_DETECTION\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "frame_buffer" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(84) " "Verilog HDL assignment warning at ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(84): truncated value with size 32 to match size of target (15)" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744122730333 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(85) " "Verilog HDL assignment warning at ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(85): truncated value with size 32 to match size of target (15)" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744122730333 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(87) " "Verilog HDL assignment warning at ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744122730333 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(88) " "Verilog HDL assignment warning at ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744122730333 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HARRIS_CORNER_DETECTOR_V2 ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection " "Elaborating entity \"HARRIS_CORNER_DETECTOR_V2\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "corner_detection" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_pixel HARRIS_CORNER_DETECTOR_V2.sv(160) " "Verilog HDL or VHDL warning at HARRIS_CORNER_DETECTOR_V2.sv(160): object \"output_pixel\" assigned a value but never read" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744122730338 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|HARRIS_CORNER_DETECTOR_V2:corner_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOBEL_FILTER_RGB565_V2 ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|SOBEL_FILTER_RGB565_V2:edge0 " "Elaborating entity \"SOBEL_FILTER_RGB565_V2\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|SOBEL_FILTER_RGB565_V2:edge0\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "edge0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRACK_OBJECT ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|TRACK_OBJECT:track " "Elaborating entity \"TRACK_OBJECT\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|TRACK_OBJECT:track\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "track" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE_MOVABLE ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|TRACK_OBJECT:track\|SQUARE_STATE_MOVABLE:sq " "Elaborating entity \"SQUARE_STATE_MOVABLE\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|TRACK_OBJECT:track\|SQUARE_STATE_MOVABLE:sq\"" {  } { { "TRACK_OBJECT.sv" "sq" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TRACK_OBJECT.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COORDINATE_AVERAGE ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg " "Elaborating entity \"COORDINATE_AVERAGE\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "avg" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 9 COORDINATE_AVERAGE.sv(153) " "Verilog HDL assignment warning at COORDINATE_AVERAGE.sv(153): truncated value with size 21 to match size of target (9)" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744122730346 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 COORDINATE_AVERAGE.sv(154) " "Verilog HDL assignment warning at COORDINATE_AVERAGE.sv(154): truncated value with size 21 to match size of target (8)" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744122730346 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECT_SWITCH_EDGE_NOISY ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det " "Elaborating entity \"DETECT_SWITCH_EDGE_NOISY\" for hierarchy \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\"" {  } { { "COORDINATE_AVERAGE.sv" "rst_det" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_Cam OV7670_Cam:cam " "Elaborating entity \"OV7670_Cam\" for hierarchy \"OV7670_Cam:cam\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "cam" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_INIT OV7670_Cam:cam\|OV7670_INIT:cam_init " "Elaborating entity \"OV7670_INIT\" for hierarchy \"OV7670_Cam:cam\|OV7670_INIT:cam_init\"" {  } { { "OV7670_Cam.sv" "cam_init" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730351 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 OV7670_INIT.sv(145) " "Net \"INIT_SEQ.data_a\" at OV7670_INIT.sv(145) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744122730352 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 OV7670_INIT.sv(145) " "Net \"INIT_SEQ.waddr_a\" at OV7670_INIT.sv(145) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744122730352 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 OV7670_INIT.sv(145) " "Net \"INIT_SEQ.we_a\" at OV7670_INIT.sv(145) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744122730352 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_SCCB OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam " "Elaborating entity \"OV7670_SCCB\" for hierarchy \"OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\"" {  } { { "OV7670_INIT.sv" "cam" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122730352 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 78 /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/RUBIKS_CUBE_DISPLAY_INPUT.ram0_OV7670_INIT_cfd62e96.hdl.mif " "Memory depth (128) in the design file differs from memory depth (78) in the Memory Initialization File \"/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/RUBIKS_CUBE_DISPLAY_INPUT.ram0_OV7670_INIT_cfd62e96.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1744122732098 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_0_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744122732142 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_1_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744122732142 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_2_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744122732142 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_3_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744122732142 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_4_rtl_0 " "Inferred dual-clock RAM node \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_4_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744122732143 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|INIT_SEQ " "RAM logic \"OV7670_Cam:cam\|OV7670_INIT:cam_init\|INIT_SEQ\" is uninferred because MIF is not supported for the selected family" {  } { { "OV7670_INIT.sv" "INIT_SEQ" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 145 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1744122732143 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1744122732143 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|mem_4_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15360 " "Parameter NUMWORDS_B set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744122735267 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744122735267 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744122735267 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "100 " "Inferred 100 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod3\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Mod3" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div3\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Div3" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod1\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Mod1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod0\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Mod0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div1\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Div1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div0\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Div0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult88 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult88\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult88" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 399 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult89 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult89\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult89" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 400 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult87 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult87\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult87" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 398 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|Div0\"" {  } { { "COORDINATE_AVERAGE.sv" "Div0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|Div1\"" {  } { { "COORDINATE_AVERAGE.sv" "Div1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult84 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult84\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult84" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 389 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult83 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult83\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult83" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 389 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult86 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult86\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult86" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 390 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult85 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult85\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult85" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 390 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult82 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult82\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult82" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 388 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult81 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult81\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult81" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 388 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Mod2\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Mod2" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|Div2\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "Div2" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult38\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult38" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 330 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult11\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult11" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult65 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult65\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult65" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 364 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult47\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult47" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 340 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult20\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult20" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 306 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult74 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult74\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult74" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 374 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult29\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult29" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 320 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult2\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult2" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 286 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult56\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult56" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 354 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult37\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult37" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult36\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult36" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult44\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult44" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 336 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult43\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult43" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 335 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult10\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult10" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 295 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult9\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult9" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 294 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult17\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult17" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 302 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult16\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult16" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 301 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult64 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult64\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult64" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 363 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult63 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult63\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult63" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 362 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult71 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult71\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult71" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 370 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult70 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult70\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult70" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 369 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult46\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult46" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 339 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult45\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult45" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 338 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult53\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult53" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 346 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult52\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult52" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 345 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult19\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult19" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 305 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult18\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult18" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 304 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult26\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult26" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 312 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult25\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult25" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 311 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult73 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult73\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult73" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 373 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult72 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult72\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult72" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult80 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult80\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult80" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 380 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult79 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult79\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult79" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 379 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult28\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult28" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 319 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult27\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult27" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 318 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult35\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult35" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 326 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult34\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult34" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 325 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult1\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult1" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 285 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult0\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult0" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 284 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult8\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult8" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 292 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult7\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult7" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 291 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult55\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult55" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 353 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult54\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult54" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 352 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult62 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult62\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult62" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 360 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult61 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult61\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult61" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 359 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult42\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult42" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 334 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult41\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult41" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 333 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult40\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult40" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 332 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult39\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult39" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 331 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult15\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult15" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 300 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult14\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult14" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 299 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult13\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult13" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 298 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult12\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult12" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 297 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult69 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult69\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult69" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 368 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult68 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult68\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult68" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 367 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult67 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult67\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult67" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 366 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult66 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult66\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult66" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 365 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult51\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult51" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 344 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult50\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult50" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult49\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult49" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 342 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult48\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult48" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 341 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult24\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult24" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 310 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult23\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult23" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 309 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult22\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult22" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 308 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult21\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult21" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 307 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult78 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult78\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult78" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 378 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult77 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult77\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult77" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 377 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult76 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult76\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult76" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 376 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult75 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult75\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult75" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 375 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult33\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult33" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 324 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult32\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult32" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 323 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult31\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult31" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 322 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult30\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult30" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 321 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult6\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult6" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 290 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult5\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult5" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult4\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult4" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 288 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult3\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult3" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult60 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult60\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult60" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 358 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult59 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult59\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult59" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 357 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult58\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult58" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 356 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|Mult57\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "Mult57" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 355 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122735271 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744122735271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|altsyncram:mem_0_rtl_0 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|altsyncram:mem_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|altsyncram:mem_0_rtl_0 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|altsyncram:mem_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15360 " "Parameter \"NUMWORDS_A\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 15360 " "Parameter \"NUMWORDS_B\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735306 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igd1 " "Found entity 1: altsyncram_igd1" {  } { { "db/altsyncram_igd1.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/altsyncram_igd1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_24b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_24b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_24b " "Found entity 1: mux_24b" {  } { { "db/mux_24b.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/mux_24b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod3\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod3 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735425 ""}  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_anl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_anl " "Found entity 1: lpm_divide_anl" {  } { { "db/lpm_divide_anl.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_anl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div3\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div3 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735522 ""}  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod1\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod1 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735565 ""}  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1ml.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1ml.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1ml " "Found entity 1: lpm_divide_1ml" {  } { { "db/lpm_divide_1ml.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_1ml.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/sign_div_unsign_0mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aie " "Found entity 1: alt_u_div_aie" {  } { { "db/alt_u_div_aie.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/alt_u_div_aie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div1\"" {  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div1 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735619 ""}  } { { "ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ASYNC_FRAME_BUFFER_CORNER_DETECTION.sv" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult88 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult88\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 399 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult88 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult88\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 22 " "Parameter \"LPM_WIDTHB\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735663 ""}  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 399 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ngs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ngs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ngs " "Found entity 1: mult_ngs" {  } { { "db/mult_ngs.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/mult_ngs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div0\"" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div0 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735695 ""}  } { { "COORDINATE_AVERAGE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9vl " "Found entity 1: lpm_divide_9vl" {  } { { "db/lpm_divide_9vl.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/lpm_divide_9vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/alt_u_div_0le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div1\"" {  } { { "COORDINATE_AVERAGE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div1 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735750 ""}  } { { "COORDINATE_AVERAGE.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/COORDINATE_AVERAGE.sv" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult84 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult84\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 389 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult84 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult84\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735755 ""}  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 389 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_igs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_igs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_igs " "Found entity 1: mult_igs" {  } { { "db/mult_igs.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/mult_igs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult38\"" {  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 330 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122735799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult38 " "Instantiated megafunction \"ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|HARRIS_CORNER_DETECTOR_V2:corner_detection\|lpm_mult:Mult38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744122735799 ""}  } { { "HARRIS_CORNER_DETECTOR_V2.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/HARRIS_CORNER_DETECTOR_V2.sv" 330 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744122735799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1es.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1es.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1es " "Found entity 1: mult_1es" {  } { { "db/mult_1es.tdf" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/mult_1es.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744122735822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122735822 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1272 " "Ignored 1272 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1272 " "Ignored 1272 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1744122736900 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1744122736900 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TOUCH_SPI_MASTER.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 19 -1 0 } } { "TOUCH_SPI_MASTER.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 11 -1 0 } } { "OV7670_Cam.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 89 -1 0 } } { "OV7670_Cam.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 195 -1 0 } } { "OV7670_Cam.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744122736977 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744122736977 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c_PWRN GND " "Pin \"c_PWRN\" is stuck at GND" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744122743364 "|LCD_RUBIKS_CUBE_DISPLAY|c_PWRN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744122743364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744122743601 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OV7670_Cam:cam\|skip_pixel\[0\] High " "Register OV7670_Cam:cam\|skip_pixel\[0\] will power up to High" {  } { { "OV7670_Cam.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 286 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1744122743781 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1744122743781 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744122748210 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1744122748277 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1744122748277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.map.smsg " "Generated suppressed messages file /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122748606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744122749593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744122749593 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/home/blastsail/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 107 0 0 } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 96 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1744122749746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10492 " "Implemented 10492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744122750093 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744122750093 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1744122750093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10142 " "Implemented 10142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744122750093 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744122750093 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1744122750093 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "144 " "Implemented 144 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744122750093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744122750093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744122750140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 16:32:30 2025 " "Processing ended: Tue Apr  8 16:32:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744122750140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744122750140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744122750140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744122750140 ""}
