Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jun 13 12:57:29 2023
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder8_timing_summary_routed.rpt -pb adder8_timing_summary_routed.pb -rpx adder8_timing_summary_routed.rpx -warn_on_violation
| Design       : adder8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
virtual_clock  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.063ns  (logic 6.148ns (40.816%)  route 8.915ns (59.184%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           4.064     5.516    b_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.152     5.668 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.978     6.647    carry_1
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.360     7.007 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.141     8.147    carry_3
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.326     8.473 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.013     9.487    carry_5
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.152     9.639 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.718    11.357    cout_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.706    15.063 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000    15.063    cout
    V13                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.998ns  (logic 5.915ns (39.439%)  route 9.083ns (60.561%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           4.064     5.516    b_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.152     5.668 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.978     6.647    carry_1
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.360     7.007 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.141     8.147    carry_3
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.326     8.473 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.013     9.487    carry_5
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.124     9.611 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.886    11.497    s_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.998 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.998    s[7]
    V14                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.836ns  (logic 5.920ns (39.905%)  route 8.916ns (60.095%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           4.064     5.516    b_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.152     5.668 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.978     6.647    carry_1
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.360     7.007 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.141     8.147    carry_3
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.326     8.473 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.016     9.489    carry_5
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.124     9.613 r  s_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.717    11.330    s_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.836 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.836    s[6]
    U14                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.142ns  (logic 6.035ns (42.672%)  route 8.107ns (57.328%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           4.064     5.516    b_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.152     5.668 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.978     6.647    carry_1
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.360     7.007 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.141     8.147    carry_3
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.354     8.501 r  s_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.924    10.425    s_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    14.142 r  s_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.142    s[5]
    U15                                                               r  s[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.506ns  (logic 5.799ns (42.934%)  route 7.708ns (57.066%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           4.064     5.516    b_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.152     5.668 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.978     6.647    carry_1
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.360     7.007 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.953     7.960    carry_3
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.326     8.286 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.712     9.998    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.506 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.506    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.155ns  (logic 5.445ns (44.797%)  route 6.710ns (55.203%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           4.064     5.516    b_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.152     5.668 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.978     6.647    carry_1
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.332     6.979 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.646    s_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.155 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.155    s[3]
    V19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.144ns  (logic 5.437ns (44.773%)  route 6.707ns (55.227%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           4.064     5.516    b_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.152     5.668 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.971     6.639    carry_1
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.332     6.971 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.643    s_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.144 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.144    s[2]
    U19                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.706ns  (logic 5.106ns (43.618%)  route 6.600ns (56.382%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           4.064     5.516    b_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.124     5.640 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.536     8.176    s_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.706 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.706    s[1]
    E19                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.075ns  (logic 5.083ns (50.452%)  route 4.992ns (49.548%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           2.920     4.374    b_IBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.498 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.073     6.571    s_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.075 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.075    s[0]
    U16                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.465ns (64.214%)  route 0.816ns (35.786%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  a_IBUF[6]_inst/O
                         net (fo=3, routed)           0.400     0.618    a_IBUF[6]
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.045     0.663 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.079    s_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.281 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.281    s[7]
    V14                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.533ns (66.903%)  route 0.758ns (33.097%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  a_IBUF[6]_inst/O
                         net (fo=3, routed)           0.400     0.618    a_IBUF[6]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.048     0.666 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.358     1.024    cout_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.267     2.292 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.292    cout
    V13                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.487ns (64.850%)  route 0.806ns (35.150%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.487     0.719    a_IBUF[2]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.764 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.083    s_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.293 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.293    s[3]
    V19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.470ns (64.059%)  route 0.825ns (35.941%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  a_IBUF[6]_inst/O
                         net (fo=3, routed)           0.461     0.679    a_IBUF[6]
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.045     0.724 r  s_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.088    s_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.295 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.295    s[6]
    U14                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.479ns (62.401%)  route 0.891ns (37.599%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.549     0.780    a_IBUF[2]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.045     0.825 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.168    s_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.370 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.370    s[2]
    U19                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.474ns (60.428%)  route 0.965ns (39.572%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  a_IBUF[4]_inst/O
                         net (fo=3, routed)           0.612     0.831    a_IBUF[4]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.045     0.876 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.229    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.439 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.439    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.472ns (59.510%)  route 1.001ns (40.490%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.497     0.718    a_IBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.045     0.763 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.267    s_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.473 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.473    s[0]
    U16                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            s[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.544ns (62.368%)  route 0.932ns (37.632%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  a_IBUF[4]_inst/O
                         net (fo=3, routed)           0.486     0.705    a_IBUF[4]
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.048     0.753 r  s_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.446     1.199    s_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.476 r  s_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.476    s[5]
    U15                                                               r  s[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.505ns (57.618%)  route 1.107ns (42.382%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           0.396     0.626    a_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I1_O)        0.045     0.671 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.711     1.381    s_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.612 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.612    s[1]
    E19                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------





