#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffa29f04220 .scope module, "cpu15" "cpu15" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 16 "IO64_IN"
    .port_info 3 /OUTPUT 16 "IO64_OUT"
o0x7ffa29d32098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffa29c63830_0 .net "CLK", 0 0, o0x7ffa29d32098;  0 drivers
o0x7ffa29d33208 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7ffa29c638f0_0 .net "IO64_IN", 15 0, o0x7ffa29d33208;  0 drivers
v0x7ffa29c63980_0 .net "IO64_OUT", 15 0, v0x7ffa29c62e70_0;  1 drivers
o0x7ffa29d33778 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffa29c63a10_0 .net "RESET_N", 0 0, o0x7ffa29d33778;  0 drivers
v0x7ffa29c63ae0_0 .net "clk_dc", 0 0, v0x7ffa29c5b910_0;  1 drivers
v0x7ffa29c63bb0_0 .net "clk_ex", 0 0, v0x7ffa29c5b9a0_0;  1 drivers
v0x7ffa29c63c80_0 .net "clk_ft", 0 0, v0x7ffa29c5ba50_0;  1 drivers
v0x7ffa29c63d50_0 .net "clk_wb", 0 0, v0x7ffa29c5bae0_0;  1 drivers
v0x7ffa29c63de0_0 .net "n_reg_a", 2 0, v0x7ffa29c5d840_0;  1 drivers
v0x7ffa29c63ef0_0 .net "n_reg_b", 2 0, v0x7ffa29c5ee30_0;  1 drivers
v0x7ffa29c63f80_0 .net "op_code", 3 0, v0x7ffa29c5c820_0;  1 drivers
v0x7ffa29c64050_0 .net "op_data", 7 0, v0x7ffa29c5c8c0_0;  1 drivers
v0x7ffa29c64120_0 .net "p_count", 7 0, L_0x7ffa29c65790;  1 drivers
v0x7ffa29c641f0_0 .net "prom_out", 14 0, v0x7ffa29c5c340_0;  1 drivers
v0x7ffa29c642c0_0 .net "ram_0", 15 0, v0x7ffa29c62f10_0;  1 drivers
v0x7ffa29c64390_0 .net "ram_1", 15 0, v0x7ffa29c62fe0_0;  1 drivers
v0x7ffa29c64460_0 .net "ram_2", 15 0, v0x7ffa29c63090_0;  1 drivers
v0x7ffa29c64630_0 .net "ram_3", 15 0, v0x7ffa29c63160_0;  1 drivers
v0x7ffa29c646c0_0 .net "ram_4", 15 0, v0x7ffa29c63210_0;  1 drivers
v0x7ffa29c64750_0 .net "ram_5", 15 0, v0x7ffa29c632c0_0;  1 drivers
v0x7ffa29c647e0_0 .net "ram_6", 15 0, v0x7ffa29c63370_0;  1 drivers
v0x7ffa29c648b0_0 .net "ram_7", 15 0, v0x7ffa29c634a0_0;  1 drivers
v0x7ffa29c64980_0 .net "ram_addr", 7 0, v0x7ffa29c60bb0_0;  1 drivers
v0x7ffa29c64a50_0 .net "ram_in", 15 0, v0x7ffa29c61420_0;  1 drivers
v0x7ffa29c64b20_0 .net "ram_out", 15 0, v0x7ffa29c60c60_0;  1 drivers
v0x7ffa29c64bb0_0 .net "ram_wen", 0 0, v0x7ffa29c61580_0;  1 drivers
v0x7ffa29c64c80_0 .net "reg_0", 15 0, v0x7ffa29c62110_0;  1 drivers
v0x7ffa29c64d10_0 .net "reg_1", 15 0, v0x7ffa29c621e0_0;  1 drivers
v0x7ffa29c64da0_0 .net "reg_2", 15 0, v0x7ffa29c622b0_0;  1 drivers
v0x7ffa29c64e30_0 .net "reg_3", 15 0, v0x7ffa29c623c0_0;  1 drivers
v0x7ffa29c64ec0_0 .net "reg_4", 15 0, v0x7ffa29c62450_0;  1 drivers
v0x7ffa29c64f50_0 .net "reg_5", 15 0, v0x7ffa29c62520_0;  1 drivers
v0x7ffa29c64fe0_0 .net "reg_6", 15 0, v0x7ffa29c625f0_0;  1 drivers
v0x7ffa29c644f0_0 .net "reg_7", 15 0, v0x7ffa29c62700_0;  1 drivers
v0x7ffa29c65270_0 .net "reg_a", 15 0, v0x7ffa29c5df10_0;  1 drivers
v0x7ffa29c65300_0 .net "reg_b", 15 0, v0x7ffa29c5f4b0_0;  1 drivers
v0x7ffa29c65390_0 .net "reg_in", 15 0, v0x7ffa29c61800_0;  1 drivers
v0x7ffa29c65460_0 .net "reg_wen", 0 0, v0x7ffa29c61890_0;  1 drivers
L_0x7ffa29c65530 .part v0x7ffa29c5c340_0, 8, 3;
L_0x7ffa29c655d0 .part v0x7ffa29c5c340_0, 5, 3;
L_0x7ffa29c656f0 .part v0x7ffa29c5c340_0, 0, 8;
S_0x7ffa29f043f0 .scope module, "CMP1_CLK_GEN" "clk_gen" 2 65, 3 7 0, S_0x7ffa29f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "CLK_FT"
    .port_info 2 /OUTPUT 1 "CLK_DC"
    .port_info 3 /OUTPUT 1 "CLK_EX"
    .port_info 4 /OUTPUT 1 "CLK_WB"
v0x7ffa29c5b880_0 .net "CLK", 0 0, o0x7ffa29d32098;  alias, 0 drivers
v0x7ffa29c5b910_0 .var "CLK_DC", 0 0;
v0x7ffa29c5b9a0_0 .var "CLK_EX", 0 0;
v0x7ffa29c5ba50_0 .var "CLK_FT", 0 0;
v0x7ffa29c5bae0_0 .var "CLK_WB", 0 0;
v0x7ffa29c5bbc0_0 .var "cnt", 1 0;
E_0x7ffa29f04660 .event posedge, v0x7ffa29c5b880_0;
S_0x7ffa29f046b0 .scope function, "sub_clk" "sub_clk" 3 18, 3 18 0, S_0x7ffa29f043f0;
 .timescale 0 0;
v0x7ffa29f04870_0 .var "cnt", 1 0;
v0x7ffa29c5b710_0 .var "sel", 1 0;
v0x7ffa29c5b7d0_0 .var "sub_clk", 0 0;
TD_cpu15.CMP1_CLK_GEN.sub_clk ;
    %load/vec4 v0x7ffa29f04870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7ffa29c5b7d0_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.8, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.9, 9;
T_0.8 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_0.10, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.11, 10;
T_0.10 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_0.12, 11;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.13, 11;
T_0.12 ; End of true expr.
    %pushi/vec4 1, 1, 1;
    %jmp/0 T_0.13, 11;
 ; End of false expr.
    %blend;
T_0.13;
    %jmp/0 T_0.11, 10;
 ; End of false expr.
    %blend;
T_0.11;
    %jmp/0 T_0.9, 9;
 ; End of false expr.
    %blend;
T_0.9;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x7ffa29c5b7d0_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.16, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.17, 9;
T_0.16 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_0.18, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.19, 10;
T_0.18 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_0.20, 11;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.21, 11;
T_0.20 ; End of true expr.
    %pushi/vec4 1, 1, 1;
    %jmp/0 T_0.21, 11;
 ; End of false expr.
    %blend;
T_0.21;
    %jmp/0 T_0.19, 10;
 ; End of false expr.
    %blend;
T_0.19;
    %jmp/0 T_0.17, 9;
 ; End of false expr.
    %blend;
T_0.17;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v0x7ffa29c5b7d0_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.22, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.24, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.25, 9;
T_0.24 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_0.26, 10;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.27, 10;
T_0.26 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_0.28, 11;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.29, 11;
T_0.28 ; End of true expr.
    %pushi/vec4 1, 1, 1;
    %jmp/0 T_0.29, 11;
 ; End of false expr.
    %blend;
T_0.29;
    %jmp/0 T_0.27, 10;
 ; End of false expr.
    %blend;
T_0.27;
    %jmp/0 T_0.25, 9;
 ; End of false expr.
    %blend;
T_0.25;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %store/vec4 v0x7ffa29c5b7d0_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.30, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.32, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.33, 9;
T_0.32 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_0.34, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.35, 10;
T_0.34 ; End of true expr.
    %load/vec4 v0x7ffa29c5b710_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 4;
    %jmp/0 T_0.36, 11;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.37, 11;
T_0.36 ; End of true expr.
    %pushi/vec4 1, 1, 1;
    %jmp/0 T_0.37, 11;
 ; End of false expr.
    %blend;
T_0.37;
    %jmp/0 T_0.35, 10;
 ; End of false expr.
    %blend;
T_0.35;
    %jmp/0 T_0.33, 9;
 ; End of false expr.
    %blend;
T_0.33;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %store/vec4 v0x7ffa29c5b7d0_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %end;
S_0x7ffa29c5bcf0 .scope module, "CMP2_FETCH" "fetch" 2 73, 4 1 0, S_0x7ffa29f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_FT"
    .port_info 1 /INPUT 8 "P_COUNT"
    .port_info 2 /OUTPUT 15 "PROM_OUT"
v0x7ffa29c5c280_0 .net "CLK_FT", 0 0, v0x7ffa29c5ba50_0;  alias, 1 drivers
v0x7ffa29c5c340_0 .var "PROM_OUT", 14 0;
v0x7ffa29c5c3e0_0 .net "P_COUNT", 7 0, L_0x7ffa29c65790;  alias, 1 drivers
E_0x7ffa29c5bf00 .event posedge, v0x7ffa29c5ba50_0;
S_0x7ffa29c5bf50 .scope function, "rom" "rom" 4 8, 4 8 0, S_0x7ffa29c5bcf0;
 .timescale 0 0;
v0x7ffa29c5c110_0 .var "addr", 7 0;
v0x7ffa29c5c1d0_0 .var "rom", 14 0;
TD_cpu15.CMP2_FETCH.rom ;
    %load/vec4 v0x7ffa29c5c110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %jmp T_1.54;
T_1.38 ;
    %pushi/vec4 18432, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.39 ;
    %pushi/vec4 16384, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.40 ;
    %pushi/vec4 18688, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.41 ;
    %pushi/vec4 16640, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.42 ;
    %pushi/vec4 18944, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.43 ;
    %pushi/vec4 16896, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.44 ;
    %pushi/vec4 19200, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.45 ;
    %pushi/vec4 17152, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.46 ;
    %pushi/vec4 2592, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.47 ;
    %pushi/vec4 2112, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.48 ;
    %pushi/vec4 28736, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.49 ;
    %pushi/vec4 21088, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.50 ;
    %pushi/vec4 22542, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.51 ;
    %pushi/vec4 24584, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.52 ;
    %pushi/vec4 30720, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.53 ;
    %pushi/vec4 18432, 0, 15;
    %store/vec4 v0x7ffa29c5c1d0_0, 0, 15;
    %jmp T_1.54;
T_1.54 ;
    %pop/vec4 1;
    %end;
S_0x7ffa29c5c4f0 .scope module, "CMP3_DECODE" "decode" 2 79, 5 1 0, S_0x7ffa29f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 15 "PROM_OUT"
    .port_info 2 /OUTPUT 4 "OP_CODE"
    .port_info 3 /OUTPUT 8 "OP_DATA"
v0x7ffa29c5c760_0 .net "CLK_DC", 0 0, v0x7ffa29c5b910_0;  alias, 1 drivers
v0x7ffa29c5c820_0 .var "OP_CODE", 3 0;
v0x7ffa29c5c8c0_0 .var "OP_DATA", 7 0;
v0x7ffa29c5c980_0 .net "PROM_OUT", 14 0, v0x7ffa29c5c340_0;  alias, 1 drivers
E_0x7ffa29c5c720 .event posedge, v0x7ffa29c5b910_0;
S_0x7ffa29c5ca90 .scope module, "CMP4_REG_DC" "reg_dc" 2 86, 6 1 0, S_0x7ffa29f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 3 "N_REG_IN"
    .port_info 2 /INPUT 16 "REG_0"
    .port_info 3 /INPUT 16 "REG_1"
    .port_info 4 /INPUT 16 "REG_2"
    .port_info 5 /INPUT 16 "REG_3"
    .port_info 6 /INPUT 16 "REG_4"
    .port_info 7 /INPUT 16 "REG_5"
    .port_info 8 /INPUT 16 "REG_6"
    .port_info 9 /INPUT 16 "REG_7"
    .port_info 10 /OUTPUT 3 "N_REG_OUT"
    .port_info 11 /OUTPUT 16 "REG_OUT"
v0x7ffa29c5d700_0 .net "CLK_DC", 0 0, v0x7ffa29c5b910_0;  alias, 1 drivers
v0x7ffa29c5d7a0_0 .net "N_REG_IN", 2 0, L_0x7ffa29c65530;  1 drivers
v0x7ffa29c5d840_0 .var "N_REG_OUT", 2 0;
v0x7ffa29c5d8f0_0 .net "REG_0", 15 0, v0x7ffa29c62110_0;  alias, 1 drivers
v0x7ffa29c5d9a0_0 .net "REG_1", 15 0, v0x7ffa29c621e0_0;  alias, 1 drivers
v0x7ffa29c5da90_0 .net "REG_2", 15 0, v0x7ffa29c622b0_0;  alias, 1 drivers
v0x7ffa29c5db40_0 .net "REG_3", 15 0, v0x7ffa29c623c0_0;  alias, 1 drivers
v0x7ffa29c5dbf0_0 .net "REG_4", 15 0, v0x7ffa29c62450_0;  alias, 1 drivers
v0x7ffa29c5dca0_0 .net "REG_5", 15 0, v0x7ffa29c62520_0;  alias, 1 drivers
v0x7ffa29c5ddb0_0 .net "REG_6", 15 0, v0x7ffa29c625f0_0;  alias, 1 drivers
v0x7ffa29c5de60_0 .net "REG_7", 15 0, v0x7ffa29c62700_0;  alias, 1 drivers
v0x7ffa29c5df10_0 .var "REG_OUT", 15 0;
S_0x7ffa29c5cdc0 .scope function, "reg_out" "reg_out" 6 23, 6 23 0, S_0x7ffa29c5ca90;
 .timescale 0 0;
v0x7ffa29c5cf80_0 .var "n_reg_in", 2 0;
v0x7ffa29c5d040_0 .var "reg_0", 15 0;
v0x7ffa29c5d0e0_0 .var "reg_1", 15 0;
v0x7ffa29c5d190_0 .var "reg_2", 15 0;
v0x7ffa29c5d240_0 .var "reg_3", 15 0;
v0x7ffa29c5d330_0 .var "reg_4", 15 0;
v0x7ffa29c5d3e0_0 .var "reg_5", 15 0;
v0x7ffa29c5d490_0 .var "reg_6", 15 0;
v0x7ffa29c5d540_0 .var "reg_7", 15 0;
v0x7ffa29c5d650_0 .var "reg_out", 15 0;
TD_cpu15.CMP4_REG_DC.reg_out ;
    %load/vec4 v0x7ffa29c5cf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.57, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.58, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.59, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.60, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.61, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.62, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7ffa29c5d650_0, 0, 16;
    %jmp T_2.64;
T_2.55 ;
    %load/vec4 v0x7ffa29c5d040_0;
    %store/vec4 v0x7ffa29c5d650_0, 0, 16;
    %jmp T_2.64;
T_2.56 ;
    %load/vec4 v0x7ffa29c5d0e0_0;
    %store/vec4 v0x7ffa29c5d650_0, 0, 16;
    %jmp T_2.64;
T_2.57 ;
    %load/vec4 v0x7ffa29c5d190_0;
    %store/vec4 v0x7ffa29c5d650_0, 0, 16;
    %jmp T_2.64;
T_2.58 ;
    %load/vec4 v0x7ffa29c5d240_0;
    %store/vec4 v0x7ffa29c5d650_0, 0, 16;
    %jmp T_2.64;
T_2.59 ;
    %load/vec4 v0x7ffa29c5d330_0;
    %store/vec4 v0x7ffa29c5d650_0, 0, 16;
    %jmp T_2.64;
T_2.60 ;
    %load/vec4 v0x7ffa29c5d3e0_0;
    %store/vec4 v0x7ffa29c5d650_0, 0, 16;
    %jmp T_2.64;
T_2.61 ;
    %load/vec4 v0x7ffa29c5d490_0;
    %store/vec4 v0x7ffa29c5d650_0, 0, 16;
    %jmp T_2.64;
T_2.62 ;
    %load/vec4 v0x7ffa29c5d540_0;
    %store/vec4 v0x7ffa29c5d650_0, 0, 16;
    %jmp T_2.64;
T_2.64 ;
    %pop/vec4 1;
    %end;
S_0x7ffa29c5e0e0 .scope module, "CMP5_REG_DC" "reg_dc" 2 101, 6 1 0, S_0x7ffa29f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 3 "N_REG_IN"
    .port_info 2 /INPUT 16 "REG_0"
    .port_info 3 /INPUT 16 "REG_1"
    .port_info 4 /INPUT 16 "REG_2"
    .port_info 5 /INPUT 16 "REG_3"
    .port_info 6 /INPUT 16 "REG_4"
    .port_info 7 /INPUT 16 "REG_5"
    .port_info 8 /INPUT 16 "REG_6"
    .port_info 9 /INPUT 16 "REG_7"
    .port_info 10 /OUTPUT 3 "N_REG_OUT"
    .port_info 11 /OUTPUT 16 "REG_OUT"
v0x7ffa29c5ecf0_0 .net "CLK_DC", 0 0, v0x7ffa29c5b910_0;  alias, 1 drivers
v0x7ffa29c5ed90_0 .net "N_REG_IN", 2 0, L_0x7ffa29c655d0;  1 drivers
v0x7ffa29c5ee30_0 .var "N_REG_OUT", 2 0;
v0x7ffa29c5eec0_0 .net "REG_0", 15 0, v0x7ffa29c62110_0;  alias, 1 drivers
v0x7ffa29c5ef80_0 .net "REG_1", 15 0, v0x7ffa29c621e0_0;  alias, 1 drivers
v0x7ffa29c5f050_0 .net "REG_2", 15 0, v0x7ffa29c622b0_0;  alias, 1 drivers
v0x7ffa29c5f100_0 .net "REG_3", 15 0, v0x7ffa29c623c0_0;  alias, 1 drivers
v0x7ffa29c5f1b0_0 .net "REG_4", 15 0, v0x7ffa29c62450_0;  alias, 1 drivers
v0x7ffa29c5f260_0 .net "REG_5", 15 0, v0x7ffa29c62520_0;  alias, 1 drivers
v0x7ffa29c5f390_0 .net "REG_6", 15 0, v0x7ffa29c625f0_0;  alias, 1 drivers
v0x7ffa29c5f420_0 .net "REG_7", 15 0, v0x7ffa29c62700_0;  alias, 1 drivers
v0x7ffa29c5f4b0_0 .var "REG_OUT", 15 0;
S_0x7ffa29c5e3b0 .scope function, "reg_out" "reg_out" 6 23, 6 23 0, S_0x7ffa29c5e0e0;
 .timescale 0 0;
v0x7ffa29c5e570_0 .var "n_reg_in", 2 0;
v0x7ffa29c5e630_0 .var "reg_0", 15 0;
v0x7ffa29c5e6d0_0 .var "reg_1", 15 0;
v0x7ffa29c5e780_0 .var "reg_2", 15 0;
v0x7ffa29c5e830_0 .var "reg_3", 15 0;
v0x7ffa29c5e920_0 .var "reg_4", 15 0;
v0x7ffa29c5e9d0_0 .var "reg_5", 15 0;
v0x7ffa29c5ea80_0 .var "reg_6", 15 0;
v0x7ffa29c5eb30_0 .var "reg_7", 15 0;
v0x7ffa29c5ec40_0 .var "reg_out", 15 0;
TD_cpu15.CMP5_REG_DC.reg_out ;
    %load/vec4 v0x7ffa29c5e570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7ffa29c5ec40_0, 0, 16;
    %jmp T_3.74;
T_3.65 ;
    %load/vec4 v0x7ffa29c5e630_0;
    %store/vec4 v0x7ffa29c5ec40_0, 0, 16;
    %jmp T_3.74;
T_3.66 ;
    %load/vec4 v0x7ffa29c5e6d0_0;
    %store/vec4 v0x7ffa29c5ec40_0, 0, 16;
    %jmp T_3.74;
T_3.67 ;
    %load/vec4 v0x7ffa29c5e780_0;
    %store/vec4 v0x7ffa29c5ec40_0, 0, 16;
    %jmp T_3.74;
T_3.68 ;
    %load/vec4 v0x7ffa29c5e830_0;
    %store/vec4 v0x7ffa29c5ec40_0, 0, 16;
    %jmp T_3.74;
T_3.69 ;
    %load/vec4 v0x7ffa29c5e920_0;
    %store/vec4 v0x7ffa29c5ec40_0, 0, 16;
    %jmp T_3.74;
T_3.70 ;
    %load/vec4 v0x7ffa29c5e9d0_0;
    %store/vec4 v0x7ffa29c5ec40_0, 0, 16;
    %jmp T_3.74;
T_3.71 ;
    %load/vec4 v0x7ffa29c5ea80_0;
    %store/vec4 v0x7ffa29c5ec40_0, 0, 16;
    %jmp T_3.74;
T_3.72 ;
    %load/vec4 v0x7ffa29c5eb30_0;
    %store/vec4 v0x7ffa29c5ec40_0, 0, 16;
    %jmp T_3.74;
T_3.74 ;
    %pop/vec4 1;
    %end;
S_0x7ffa29c5f670 .scope module, "CMP6_RAM_DC" "ram_dc" 2 116, 7 1 0, S_0x7ffa29f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_DC"
    .port_info 1 /INPUT 8 "RAM_AD_IN"
    .port_info 2 /INPUT 16 "RAM_0"
    .port_info 3 /INPUT 16 "RAM_1"
    .port_info 4 /INPUT 16 "RAM_2"
    .port_info 5 /INPUT 16 "RAM_3"
    .port_info 6 /INPUT 16 "RAM_4"
    .port_info 7 /INPUT 16 "RAM_5"
    .port_info 8 /INPUT 16 "RAM_6"
    .port_info 9 /INPUT 16 "RAM_7"
    .port_info 10 /INPUT 16 "IO64_IN"
    .port_info 11 /OUTPUT 8 "RAM_AD_OUT"
    .port_info 12 /OUTPUT 16 "RAM_OUT"
v0x7ffa29c60380_0 .net "CLK_DC", 0 0, v0x7ffa29c5b910_0;  alias, 1 drivers
v0x7ffa29c604a0_0 .net "IO64_IN", 15 0, o0x7ffa29d33208;  alias, 0 drivers
v0x7ffa29c60530_0 .net "RAM_0", 15 0, v0x7ffa29c62f10_0;  alias, 1 drivers
v0x7ffa29c605c0_0 .net "RAM_1", 15 0, v0x7ffa29c62fe0_0;  alias, 1 drivers
v0x7ffa29c60650_0 .net "RAM_2", 15 0, v0x7ffa29c63090_0;  alias, 1 drivers
v0x7ffa29c60730_0 .net "RAM_3", 15 0, v0x7ffa29c63160_0;  alias, 1 drivers
v0x7ffa29c607e0_0 .net "RAM_4", 15 0, v0x7ffa29c63210_0;  alias, 1 drivers
v0x7ffa29c60890_0 .net "RAM_5", 15 0, v0x7ffa29c632c0_0;  alias, 1 drivers
v0x7ffa29c60940_0 .net "RAM_6", 15 0, v0x7ffa29c63370_0;  alias, 1 drivers
v0x7ffa29c60a50_0 .net "RAM_7", 15 0, v0x7ffa29c634a0_0;  alias, 1 drivers
v0x7ffa29c60b00_0 .net "RAM_AD_IN", 7 0, L_0x7ffa29c656f0;  1 drivers
v0x7ffa29c60bb0_0 .var "RAM_AD_OUT", 7 0;
v0x7ffa29c60c60_0 .var "RAM_OUT", 15 0;
S_0x7ffa29c5f9d0 .scope function, "ram_out" "ram_out" 7 24, 7 24 0, S_0x7ffa29c5f670;
 .timescale 0 0;
v0x7ffa29c5fb90_0 .var "io65_in", 15 0;
v0x7ffa29c5fc50_0 .var "ram_0", 15 0;
v0x7ffa29c5fcf0_0 .var "ram_1", 15 0;
v0x7ffa29c5fd80_0 .var "ram_2", 15 0;
v0x7ffa29c5fe10_0 .var "ram_3", 15 0;
v0x7ffa29c5ff00_0 .var "ram_4", 15 0;
v0x7ffa29c5ffb0_0 .var "ram_5", 15 0;
v0x7ffa29c60060_0 .var "ram_6", 15 0;
v0x7ffa29c60110_0 .var "ram_7", 15 0;
v0x7ffa29c60220_0 .var "ram_ad_in", 7 0;
v0x7ffa29c602d0_0 .var "ram_out", 15 0;
TD_cpu15.CMP6_RAM_DC.ram_out ;
    %load/vec4 v0x7ffa29c60220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_4.83, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.75 ;
    %load/vec4 v0x7ffa29c5fc50_0;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.76 ;
    %load/vec4 v0x7ffa29c5fcf0_0;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.77 ;
    %load/vec4 v0x7ffa29c5fd80_0;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.78 ;
    %load/vec4 v0x7ffa29c5fe10_0;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.79 ;
    %load/vec4 v0x7ffa29c5ff00_0;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.80 ;
    %load/vec4 v0x7ffa29c5ffb0_0;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.81 ;
    %load/vec4 v0x7ffa29c60060_0;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.82 ;
    %load/vec4 v0x7ffa29c60110_0;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.83 ;
    %load/vec4 v0x7ffa29c5fb90_0;
    %store/vec4 v0x7ffa29c602d0_0, 0, 16;
    %jmp T_4.85;
T_4.85 ;
    %pop/vec4 1;
    %end;
S_0x7ffa29c60e50 .scope module, "CMP7_EXEC" "exec" 2 132, 8 19 0, S_0x7ffa29f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EX"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 4 "OP_CODE"
    .port_info 3 /INPUT 16 "REG_A"
    .port_info 4 /INPUT 16 "REG_B"
    .port_info 5 /INPUT 8 "OP_DATA"
    .port_info 6 /INPUT 16 "RAM_OUT"
    .port_info 7 /OUTPUT 8 "P_COUNT"
    .port_info 8 /OUTPUT 16 "REG_IN"
    .port_info 9 /OUTPUT 16 "RAM_IN"
    .port_info 10 /OUTPUT 1 "REG_WEN"
    .port_info 11 /OUTPUT 1 "RAM_WEN"
L_0x7ffa29c65790 .functor BUFZ 8, v0x7ffa29c61a40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ffa29c61190_0 .net "CLK_EX", 0 0, v0x7ffa29c5b9a0_0;  alias, 1 drivers
v0x7ffa29c61250_0 .net "OP_CODE", 3 0, v0x7ffa29c5c820_0;  alias, 1 drivers
v0x7ffa29c612e0_0 .net "OP_DATA", 7 0, v0x7ffa29c5c8c0_0;  alias, 1 drivers
v0x7ffa29c61370_0 .net "P_COUNT", 7 0, L_0x7ffa29c65790;  alias, 1 drivers
v0x7ffa29c61420_0 .var "RAM_IN", 15 0;
v0x7ffa29c614f0_0 .net "RAM_OUT", 15 0, v0x7ffa29c60c60_0;  alias, 1 drivers
v0x7ffa29c61580_0 .var "RAM_WEN", 0 0;
v0x7ffa29c61610_0 .net "REG_A", 15 0, v0x7ffa29c5df10_0;  alias, 1 drivers
v0x7ffa29c616d0_0 .net "REG_B", 15 0, v0x7ffa29c5f4b0_0;  alias, 1 drivers
v0x7ffa29c61800_0 .var "REG_IN", 15 0;
v0x7ffa29c61890_0 .var "REG_WEN", 0 0;
v0x7ffa29c61920_0 .net "RESET_N", 0 0, o0x7ffa29d33778;  alias, 0 drivers
v0x7ffa29c619b0_0 .var "cmp_flag", 0 0;
v0x7ffa29c61a40_0 .var "pc", 7 0;
E_0x7ffa29c606e0 .event posedge, v0x7ffa29c5b9a0_0;
S_0x7ffa29c61c10 .scope module, "CMP8_REG_WB" "reg_wb" 2 147, 9 1 0, S_0x7ffa29f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 3 "N_REG"
    .port_info 3 /INPUT 16 "REG_IN"
    .port_info 4 /INPUT 1 "REG_WEN"
    .port_info 5 /OUTPUT 16 "REG_0"
    .port_info 6 /OUTPUT 16 "REG_1"
    .port_info 7 /OUTPUT 16 "REG_2"
    .port_info 8 /OUTPUT 16 "REG_3"
    .port_info 9 /OUTPUT 16 "REG_4"
    .port_info 10 /OUTPUT 16 "REG_5"
    .port_info 11 /OUTPUT 16 "REG_6"
    .port_info 12 /OUTPUT 16 "REG_7"
v0x7ffa29c61fc0_0 .net "CLK_WB", 0 0, v0x7ffa29c5bae0_0;  alias, 1 drivers
v0x7ffa29c62080_0 .net "N_REG", 2 0, v0x7ffa29c5d840_0;  alias, 1 drivers
v0x7ffa29c62110_0 .var "REG_0", 15 0;
v0x7ffa29c621e0_0 .var "REG_1", 15 0;
v0x7ffa29c622b0_0 .var "REG_2", 15 0;
v0x7ffa29c623c0_0 .var "REG_3", 15 0;
v0x7ffa29c62450_0 .var "REG_4", 15 0;
v0x7ffa29c62520_0 .var "REG_5", 15 0;
v0x7ffa29c625f0_0 .var "REG_6", 15 0;
v0x7ffa29c62700_0 .var "REG_7", 15 0;
v0x7ffa29c627d0_0 .net "REG_IN", 15 0, v0x7ffa29c61800_0;  alias, 1 drivers
v0x7ffa29c62860_0 .net "REG_WEN", 0 0, v0x7ffa29c61890_0;  alias, 1 drivers
v0x7ffa29c628f0_0 .net "RESET_N", 0 0, o0x7ffa29d33778;  alias, 0 drivers
E_0x7ffa29c61f70 .event posedge, v0x7ffa29c5bae0_0;
S_0x7ffa29c62a60 .scope module, "CMP9_RAM_WB" "ram_wb" 2 163, 10 1 0, S_0x7ffa29f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 8 "RAM_ADDR"
    .port_info 2 /INPUT 16 "RAM_IN"
    .port_info 3 /INPUT 1 "RAM_WEN"
    .port_info 4 /OUTPUT 16 "RAM_0"
    .port_info 5 /OUTPUT 16 "RAM_1"
    .port_info 6 /OUTPUT 16 "RAM_2"
    .port_info 7 /OUTPUT 16 "RAM_3"
    .port_info 8 /OUTPUT 16 "RAM_4"
    .port_info 9 /OUTPUT 16 "RAM_5"
    .port_info 10 /OUTPUT 16 "RAM_6"
    .port_info 11 /OUTPUT 16 "RAM_7"
    .port_info 12 /OUTPUT 16 "IO64_OUT"
v0x7ffa29c62dd0_0 .net "CLK_WB", 0 0, v0x7ffa29c5bae0_0;  alias, 1 drivers
v0x7ffa29c62e70_0 .var "IO64_OUT", 15 0;
v0x7ffa29c62f10_0 .var "RAM_0", 15 0;
v0x7ffa29c62fe0_0 .var "RAM_1", 15 0;
v0x7ffa29c63090_0 .var "RAM_2", 15 0;
v0x7ffa29c63160_0 .var "RAM_3", 15 0;
v0x7ffa29c63210_0 .var "RAM_4", 15 0;
v0x7ffa29c632c0_0 .var "RAM_5", 15 0;
v0x7ffa29c63370_0 .var "RAM_6", 15 0;
v0x7ffa29c634a0_0 .var "RAM_7", 15 0;
v0x7ffa29c63530_0 .net "RAM_ADDR", 7 0, v0x7ffa29c60bb0_0;  alias, 1 drivers
v0x7ffa29c635c0_0 .net "RAM_IN", 15 0, v0x7ffa29c61420_0;  alias, 1 drivers
v0x7ffa29c63670_0 .net "RAM_WEN", 0 0, v0x7ffa29c61580_0;  alias, 1 drivers
    .scope S_0x7ffa29f043f0;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffa29c5bbc0_0, 0, 2;
    %end;
    .thread T_5;
    .scope S_0x7ffa29f043f0;
T_6 ;
    %wait E_0x7ffa29f04660;
    %load/vec4 v0x7ffa29c5bbc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7ffa29c5bbc0_0, 0;
    %load/vec4 v0x7ffa29c5bbc0_0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffa29c5b710_0, 0, 2;
    %store/vec4 v0x7ffa29f04870_0, 0, 2;
    %fork TD_cpu15.CMP1_CLK_GEN.sub_clk, S_0x7ffa29f046b0;
    %join;
    %load/vec4  v0x7ffa29c5b7d0_0;
    %assign/vec4 v0x7ffa29c5ba50_0, 0;
    %load/vec4 v0x7ffa29c5bbc0_0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffa29c5b710_0, 0, 2;
    %store/vec4 v0x7ffa29f04870_0, 0, 2;
    %fork TD_cpu15.CMP1_CLK_GEN.sub_clk, S_0x7ffa29f046b0;
    %join;
    %load/vec4  v0x7ffa29c5b7d0_0;
    %assign/vec4 v0x7ffa29c5b910_0, 0;
    %load/vec4 v0x7ffa29c5bbc0_0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffa29c5b710_0, 0, 2;
    %store/vec4 v0x7ffa29f04870_0, 0, 2;
    %fork TD_cpu15.CMP1_CLK_GEN.sub_clk, S_0x7ffa29f046b0;
    %join;
    %load/vec4  v0x7ffa29c5b7d0_0;
    %assign/vec4 v0x7ffa29c5b9a0_0, 0;
    %load/vec4 v0x7ffa29c5bbc0_0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ffa29c5b710_0, 0, 2;
    %store/vec4 v0x7ffa29f04870_0, 0, 2;
    %fork TD_cpu15.CMP1_CLK_GEN.sub_clk, S_0x7ffa29f046b0;
    %join;
    %load/vec4  v0x7ffa29c5b7d0_0;
    %assign/vec4 v0x7ffa29c5bae0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ffa29c5bcf0;
T_7 ;
    %wait E_0x7ffa29c5bf00;
    %load/vec4 v0x7ffa29c5c3e0_0;
    %store/vec4 v0x7ffa29c5c110_0, 0, 8;
    %fork TD_cpu15.CMP2_FETCH.rom, S_0x7ffa29c5bf50;
    %join;
    %load/vec4  v0x7ffa29c5c1d0_0;
    %assign/vec4 v0x7ffa29c5c340_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffa29c5c4f0;
T_8 ;
    %wait E_0x7ffa29c5c720;
    %load/vec4 v0x7ffa29c5c980_0;
    %parti/s 4, 11, 5;
    %assign/vec4 v0x7ffa29c5c820_0, 0;
    %load/vec4 v0x7ffa29c5c980_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7ffa29c5c8c0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ffa29c5ca90;
T_9 ;
    %wait E_0x7ffa29c5c720;
    %load/vec4 v0x7ffa29c5d7a0_0;
    %assign/vec4 v0x7ffa29c5d840_0, 0;
    %load/vec4 v0x7ffa29c5d7a0_0;
    %load/vec4 v0x7ffa29c5d8f0_0;
    %load/vec4 v0x7ffa29c5d9a0_0;
    %load/vec4 v0x7ffa29c5da90_0;
    %load/vec4 v0x7ffa29c5db40_0;
    %load/vec4 v0x7ffa29c5dbf0_0;
    %load/vec4 v0x7ffa29c5dca0_0;
    %load/vec4 v0x7ffa29c5ddb0_0;
    %load/vec4 v0x7ffa29c5de60_0;
    %store/vec4 v0x7ffa29c5d540_0, 0, 16;
    %store/vec4 v0x7ffa29c5d490_0, 0, 16;
    %store/vec4 v0x7ffa29c5d3e0_0, 0, 16;
    %store/vec4 v0x7ffa29c5d330_0, 0, 16;
    %store/vec4 v0x7ffa29c5d240_0, 0, 16;
    %store/vec4 v0x7ffa29c5d190_0, 0, 16;
    %store/vec4 v0x7ffa29c5d0e0_0, 0, 16;
    %store/vec4 v0x7ffa29c5d040_0, 0, 16;
    %store/vec4 v0x7ffa29c5cf80_0, 0, 3;
    %fork TD_cpu15.CMP4_REG_DC.reg_out, S_0x7ffa29c5cdc0;
    %join;
    %load/vec4  v0x7ffa29c5d650_0;
    %assign/vec4 v0x7ffa29c5df10_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ffa29c5e0e0;
T_10 ;
    %wait E_0x7ffa29c5c720;
    %load/vec4 v0x7ffa29c5ed90_0;
    %assign/vec4 v0x7ffa29c5ee30_0, 0;
    %load/vec4 v0x7ffa29c5ed90_0;
    %load/vec4 v0x7ffa29c5eec0_0;
    %load/vec4 v0x7ffa29c5ef80_0;
    %load/vec4 v0x7ffa29c5f050_0;
    %load/vec4 v0x7ffa29c5f100_0;
    %load/vec4 v0x7ffa29c5f1b0_0;
    %load/vec4 v0x7ffa29c5f260_0;
    %load/vec4 v0x7ffa29c5f390_0;
    %load/vec4 v0x7ffa29c5f420_0;
    %store/vec4 v0x7ffa29c5eb30_0, 0, 16;
    %store/vec4 v0x7ffa29c5ea80_0, 0, 16;
    %store/vec4 v0x7ffa29c5e9d0_0, 0, 16;
    %store/vec4 v0x7ffa29c5e920_0, 0, 16;
    %store/vec4 v0x7ffa29c5e830_0, 0, 16;
    %store/vec4 v0x7ffa29c5e780_0, 0, 16;
    %store/vec4 v0x7ffa29c5e6d0_0, 0, 16;
    %store/vec4 v0x7ffa29c5e630_0, 0, 16;
    %store/vec4 v0x7ffa29c5e570_0, 0, 3;
    %fork TD_cpu15.CMP5_REG_DC.reg_out, S_0x7ffa29c5e3b0;
    %join;
    %load/vec4  v0x7ffa29c5ec40_0;
    %assign/vec4 v0x7ffa29c5f4b0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffa29c5f670;
T_11 ;
    %wait E_0x7ffa29c5c720;
    %load/vec4 v0x7ffa29c60b00_0;
    %assign/vec4 v0x7ffa29c60bb0_0, 0;
    %load/vec4 v0x7ffa29c60b00_0;
    %load/vec4 v0x7ffa29c60530_0;
    %load/vec4 v0x7ffa29c605c0_0;
    %load/vec4 v0x7ffa29c60650_0;
    %load/vec4 v0x7ffa29c60730_0;
    %load/vec4 v0x7ffa29c607e0_0;
    %load/vec4 v0x7ffa29c60890_0;
    %load/vec4 v0x7ffa29c60940_0;
    %load/vec4 v0x7ffa29c60a50_0;
    %load/vec4 v0x7ffa29c604a0_0;
    %store/vec4 v0x7ffa29c5fb90_0, 0, 16;
    %store/vec4 v0x7ffa29c60110_0, 0, 16;
    %store/vec4 v0x7ffa29c60060_0, 0, 16;
    %store/vec4 v0x7ffa29c5ffb0_0, 0, 16;
    %store/vec4 v0x7ffa29c5ff00_0, 0, 16;
    %store/vec4 v0x7ffa29c5fe10_0, 0, 16;
    %store/vec4 v0x7ffa29c5fd80_0, 0, 16;
    %store/vec4 v0x7ffa29c5fcf0_0, 0, 16;
    %store/vec4 v0x7ffa29c5fc50_0, 0, 16;
    %store/vec4 v0x7ffa29c60220_0, 0, 8;
    %fork TD_cpu15.CMP6_RAM_DC.ram_out, S_0x7ffa29c5f9d0;
    %join;
    %load/vec4  v0x7ffa29c602d0_0;
    %assign/vec4 v0x7ffa29c60c60_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ffa29c60e50;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ffa29c61a40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa29c619b0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7ffa29c60e50;
T_13 ;
    %wait E_0x7ffa29c606e0;
    %load/vec4 v0x7ffa29c61920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c619b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ffa29c61250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %load/vec4 v0x7ffa29c616d0_0;
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %load/vec4 v0x7ffa29c61610_0;
    %load/vec4 v0x7ffa29c616d0_0;
    %add;
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %load/vec4 v0x7ffa29c61610_0;
    %load/vec4 v0x7ffa29c616d0_0;
    %sub;
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %load/vec4 v0x7ffa29c61610_0;
    %load/vec4 v0x7ffa29c616d0_0;
    %and;
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %load/vec4 v0x7ffa29c61610_0;
    %load/vec4 v0x7ffa29c616d0_0;
    %or;
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %load/vec4 v0x7ffa29c61610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %load/vec4 v0x7ffa29c61610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %load/vec4 v0x7ffa29c61610_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7ffa29c61610_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %load/vec4 v0x7ffa29c61610_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7ffa29c612e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %load/vec4 v0x7ffa29c612e0_0;
    %load/vec4 v0x7ffa29c61610_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %load/vec4 v0x7ffa29c61610_0;
    %load/vec4 v0x7ffa29c616d0_0;
    %cmp/e;
    %jmp/0xz  T_13.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c619b0_0, 0;
    %jmp T_13.20;
T_13.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c619b0_0, 0;
T_13.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %load/vec4 v0x7ffa29c619b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x7ffa29c612e0_0;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
T_13.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c612e0_0;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %load/vec4 v0x7ffa29c614f0_0;
    %assign/vec4 v0x7ffa29c61800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %load/vec4 v0x7ffa29c61610_0;
    %assign/vec4 v0x7ffa29c61420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %load/vec4 v0x7ffa29c61a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffa29c61a40_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa29c61580_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ffa29c61c10;
T_14 ;
    %wait E_0x7ffa29c61f70;
    %load/vec4 v0x7ffa29c628f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffa29c62110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffa29c621e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffa29c622b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffa29c623c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffa29c62450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffa29c62520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffa29c625f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffa29c62700_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ffa29c62860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7ffa29c62080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.4 ;
    %load/vec4 v0x7ffa29c627d0_0;
    %assign/vec4 v0x7ffa29c62110_0, 0;
    %jmp T_14.12;
T_14.5 ;
    %load/vec4 v0x7ffa29c627d0_0;
    %assign/vec4 v0x7ffa29c621e0_0, 0;
    %jmp T_14.12;
T_14.6 ;
    %load/vec4 v0x7ffa29c627d0_0;
    %assign/vec4 v0x7ffa29c622b0_0, 0;
    %jmp T_14.12;
T_14.7 ;
    %load/vec4 v0x7ffa29c627d0_0;
    %assign/vec4 v0x7ffa29c623c0_0, 0;
    %jmp T_14.12;
T_14.8 ;
    %load/vec4 v0x7ffa29c627d0_0;
    %assign/vec4 v0x7ffa29c62450_0, 0;
    %jmp T_14.12;
T_14.9 ;
    %load/vec4 v0x7ffa29c627d0_0;
    %assign/vec4 v0x7ffa29c62520_0, 0;
    %jmp T_14.12;
T_14.10 ;
    %load/vec4 v0x7ffa29c627d0_0;
    %assign/vec4 v0x7ffa29c625f0_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x7ffa29c627d0_0;
    %assign/vec4 v0x7ffa29c62700_0, 0;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ffa29c62a60;
T_15 ;
    %wait E_0x7ffa29c61f70;
    %load/vec4 v0x7ffa29c63670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7ffa29c63530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %jmp T_15.11;
T_15.2 ;
    %load/vec4 v0x7ffa29c635c0_0;
    %assign/vec4 v0x7ffa29c62f10_0, 0;
    %jmp T_15.11;
T_15.3 ;
    %load/vec4 v0x7ffa29c635c0_0;
    %assign/vec4 v0x7ffa29c62fe0_0, 0;
    %jmp T_15.11;
T_15.4 ;
    %load/vec4 v0x7ffa29c635c0_0;
    %assign/vec4 v0x7ffa29c63090_0, 0;
    %jmp T_15.11;
T_15.5 ;
    %load/vec4 v0x7ffa29c635c0_0;
    %assign/vec4 v0x7ffa29c63160_0, 0;
    %jmp T_15.11;
T_15.6 ;
    %load/vec4 v0x7ffa29c635c0_0;
    %assign/vec4 v0x7ffa29c63210_0, 0;
    %jmp T_15.11;
T_15.7 ;
    %load/vec4 v0x7ffa29c635c0_0;
    %assign/vec4 v0x7ffa29c632c0_0, 0;
    %jmp T_15.11;
T_15.8 ;
    %load/vec4 v0x7ffa29c635c0_0;
    %assign/vec4 v0x7ffa29c63370_0, 0;
    %jmp T_15.11;
T_15.9 ;
    %load/vec4 v0x7ffa29c635c0_0;
    %assign/vec4 v0x7ffa29c634a0_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x7ffa29c635c0_0;
    %assign/vec4 v0x7ffa29c62e70_0, 0;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu15.v";
    "./clk_gen.v";
    "./fetch.v";
    "./decode.v";
    "./reg_dc.v";
    "./ram_dc.v";
    "./exec.v";
    "./reg_wb.v";
    "./ram_wb.v";
