0.6
2019.1
May 24 2019
14:51:52
/home/it/project_subdirectory/Lab1/task2/Lab1_Task2/Lab1_Task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/project_subdirectory/Lab1/task2/Lab1_Task2/Lab1_Task2.srcs/sim_1/new/bt_Half_Adder.sv,1731342327,systemVerilog,,,,bt_Half_Adder,,,,,,,,
/home/it/project_subdirectory/Lab1/task2/Lab1_Task2/Lab1_Task2.srcs/sources_1/new/Half_Adder.sv,1731342444,systemVerilog,,/home/it/project_subdirectory/Lab1/task2/Lab1_Task2/Lab1_Task2.srcs/sim_1/new/bt_Half_Adder.sv,,Half_Adder;andgate;xorgate,,,,,,,,
