Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2cae615c64b44b82a331c10d21cc6c3f --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCPU_TOP_behav xil_defaultlib.SCPU_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_10
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.SCPU_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_TOP_behav
