////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2003 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 8.1.03i
//  \   \         Application : ISE
//  /   /         Filename : Test_kbd_proc.ant
// /___/   /\     Timestamp : Tue Apr 03 02:56:20 2007
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: Test_kbd_proc
//Device: Xilinx
//
`timescale 1ns/1ps

module Test_kbd_proc;
    reg clk = 1'b0;
    reg [7:0] data = 8'b00000000;
    reg valid = 1'b0;
    reg extended = 1'b0;
    reg released = 1'b0;
    wire [10:0] addr_ram;
    wire [7:0] din;
    wire wea;

    parameter PERIOD = 20;
    parameter real DUTY_CYCLE = 0.5;
    parameter OFFSET = 0;

    initial    // Clock process for clk
    begin
        #OFFSET;
        forever
        begin
            clk = 1'b0;
            #(PERIOD-(PERIOD*DUTY_CYCLE)) clk = 1'b1;
            #(PERIOD*DUTY_CYCLE);
        end
    end

    kbd_proc UUT (
        .clk(clk),
        .data(data),
        .valid(valid),
        .extended(extended),
        .released(released),
        .addr_ram(addr_ram),
        .din(din),
        .wea(wea));

    integer TX_FILE = 0;
    integer TX_ERROR = 0;
    
    initial begin    // Annotation process for clock clk
        #0;
        ANNOTATE_addr_ram;
        ANNOTATE_din;
        ANNOTATE_wea;
        #OFFSET;
        forever begin
            #10;
            ANNOTATE_addr_ram;
            ANNOTATE_din;
            ANNOTATE_wea;
            #10;
        end
    end

    initial begin  // Open the annotations file...
        TX_FILE = $fopen("J:\\ISE\\TV_keyboard\\Test_kbd_proc.ano");
        #1020 // Final time:  1020 ns
        $display("Success! Annotation Simulation Complete.");
        $fdisplay(TX_FILE, "Total[%d]", TX_ERROR);
        $fclose(TX_FILE);
        $finish;
    end

    initial begin
        // -------------  Current Time:  90ns
        #90;
        data = 8'b10000000;
        // -------------------------------------
        // -------------  Current Time:  110ns
        #20;
        valid = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  130ns
        #20;
        valid = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  170ns
        #40;
        data = 8'b00000000;
        // -------------------------------------
        // -------------  Current Time:  350ns
        #180;
        extended = 1'b1;
        data = 8'b01110010;
        // -------------------------------------
        // -------------  Current Time:  370ns
        #20;
        valid = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  390ns
        #20;
        valid = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  410ns
        #20;
        extended = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  470ns
        #60;
        data = 8'b01010010;
        // -------------------------------------
    end

    task ANNOTATE_addr_ram;
        #0 begin
            $fdisplay(TX_FILE, "Annotate[%d,addr_ram,%b]", $time, addr_ram);
            $fflush(TX_FILE);
            TX_ERROR = TX_ERROR + 1;
        end
    endtask

    task ANNOTATE_din;
        #0 begin
            $fdisplay(TX_FILE, "Annotate[%d,din,%b]", $time, din);
            $fflush(TX_FILE);
            TX_ERROR = TX_ERROR + 1;
        end
    endtask

    task ANNOTATE_wea;
        #0 begin
            $fdisplay(TX_FILE, "Annotate[%d,wea,%b]", $time, wea);
            $fflush(TX_FILE);
            TX_ERROR = TX_ERROR + 1;
        end
    endtask

endmodule

