# RISC-V-CPU
Developed a 5-stage pipeline RISC-V CPU in SystemVerilog, optimized for performance and resource efficiency, capable of executing all RV32IM instructions.

The 5 stage pipeline implemented and modules used in this project are shown below:
![5 Stage RISCV Implementation](https://github.com/user-attachments/assets/bcb978bb-5622-45f4-97f6-247b1386f97d)
