INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/alu_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/ie.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ie
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/mux_alu_asrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu_asrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/mux_alu_bsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu_bsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/next_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sim_1/new/test_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu_top
