# Multicycle-Datapath
Verilog: 16-Bit Byte Addressable Multi-Cycle Datapath

This module will be tested and implemented in ISE Design Studio 
Project Assignment for Computer Organization: California State University of Los Angeles
