INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/lab8/lab8.srcs/sources_1/new/practice4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-311] analyzing module machine
INFO: [VRFC 10-311] analyzing module practice4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/lab8/lab8.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
