
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036339                       # Number of seconds simulated
sim_ticks                                 36339387021                       # Number of ticks simulated
final_tick                               565903766958                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259259                       # Simulator instruction rate (inst/s)
host_op_rate                                   333478                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2174136                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940812                       # Number of bytes of host memory used
host_seconds                                 16714.40                       # Real time elapsed on the host
sim_insts                                  4333357825                       # Number of instructions simulated
sim_ops                                    5573887594                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1594624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1679872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1953152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       369280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5604096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1478144                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1478144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12458                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15259                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2885                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43782                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11548                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11548                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43881423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46227307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53747522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        59880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10161977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               154215480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45791                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        59880                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40676085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40676085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40676085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43881423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46227307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53747522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        59880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10161977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              194891565                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87144814                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31014742                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25440057                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018826                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13062713                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088903                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157367                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87013                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32038515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170397288                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31014742                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15246270                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36607879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10820859                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7325923                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15672232                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806791                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84742015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48134136     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659246      4.32%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194706      3.77%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441790      4.06%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3000459      3.54%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571824      1.85%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025598      1.21%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717466      3.21%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17996790     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84742015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355899                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955335                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33702130                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6907834                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34822711                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546089                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8763242                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080807                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6695                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202074084                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8763242                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35375968                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3309004                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       891419                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660761                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741613                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195206176                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11872                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715622                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749990                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           59                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271190251                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910240387                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910240387                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102930987                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33846                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17799                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7268535                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19234968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240927                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2971409                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184016232                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33802                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147835466                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287531                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61107124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186674486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1758                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84742015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744536                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909192                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30524764     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17914125     21.14%     57.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11871320     14.01%     71.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7629610      9.00%     80.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7581909      8.95%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4421895      5.22%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3392450      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       749476      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656466      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84742015                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083883     69.92%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            45      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204419     13.19%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261766     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121606512     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018141      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15740639     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8454152      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147835466                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696434                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550113                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010485                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382250587                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245158213                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143683438                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149385579                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262075                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7022839                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          486                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1074                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286790                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8763242                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2550348                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159738                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184050034                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       305939                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19234968                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028463                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17780                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6690                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1074                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364098                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145246221                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14790380                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589241                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22997531                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588875                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8207151                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666722                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143828854                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143683438                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93726241                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261808305                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648789                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357996                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61631530                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043958                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75978773                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611265                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167776                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30660937     40.35%     40.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20457132     26.92%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8392476     11.05%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4296524      5.65%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3673006      4.83%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1800308      2.37%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992720      2.62%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1004980      1.32%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3700690      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75978773                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3700690                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256331533                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376878410                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2402799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871448                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871448                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147515                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147515                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655787300                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197085611                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189530362                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87144456                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30826157                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26955586                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1945486                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15409425                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14827308                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2211952                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61507                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36332490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171535036                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30826157                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17039260                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35307999                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9558181                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4354401                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17910735                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       771577                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83596511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.361418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48288512     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1748100      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3208994      3.84%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2993267      3.58%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4953997      5.93%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5144549      6.15%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1217175      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          916686      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15125231     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83596511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353736                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.968399                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37473625                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4218000                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34172352                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136547                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7595986                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3349649                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5617                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191878501                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7595986                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39047141                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1593431                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       465677                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32719699                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2174576                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     186821553                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        748018                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       870995                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    247951789                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    850314106                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    850314106                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161662266                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86289395                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22031                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10766                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5832797                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28783177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6246278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104476                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2125788                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176867585                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149359169                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       195772                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52880323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    145270913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83596511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786667                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840223                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28974255     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15562683     18.62%     53.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13611242     16.28%     69.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8329441      9.96%     79.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8707087     10.42%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5142308      6.15%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2254641      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       600887      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       413967      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83596511                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         586210     66.33%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188565     21.34%     87.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108945     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117124548     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1176128      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10748      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25740875     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5306870      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149359169                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.713926                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             883720                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005917                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383394341                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229769883                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144509325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150242889                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366037                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8178229                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          464                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1525668                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7595986                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         974155                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61237                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176889101                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28783177                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6246278                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10766                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32756                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          464                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1036785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1147353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2184138                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146581898                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24749802                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2777271                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29927905                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22165439                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5178103                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.682056                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144670146                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144509325                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88803595                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216570918                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.658273                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410044                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108647802                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123393375                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53496341                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1950650                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76000525                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.320610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34970461     46.01%     46.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16099100     21.18%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9010739     11.86%     79.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3049644      4.01%     83.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2921271      3.84%     86.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1221118      1.61%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3271883      4.31%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       948579      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4507730      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76000525                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108647802                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123393375                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25325526                       # Number of memory references committed
system.switch_cpus1.commit.loads             20604916                       # Number of loads committed
system.switch_cpus1.commit.membars              10746                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19326013                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107707143                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1665668                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4507730                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           248382511                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361381964                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3547945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108647802                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123393375                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108647802                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.802082                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.802082                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.246755                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.246755                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678158339                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189352482                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197877911                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21492                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87144814                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30507803                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24794178                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2084087                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12912168                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11903828                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3223190                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88233                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30634924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169194169                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30507803                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15127018                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37216402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11187047                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7216960                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15005473                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       897788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84124708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.484944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46908306     55.76%     55.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3273680      3.89%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2637519      3.14%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6425382      7.64%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1733906      2.06%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2244047      2.67%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1622130      1.93%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          906200      1.08%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18373538     21.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84124708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.350082                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.941529                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32050265                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7030849                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35787076                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       241817                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9014692                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5211198                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42045                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     202288801                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        83342                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9014692                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34397956                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1456042                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2116346                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33625777                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3513887                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195121035                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        29861                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1460637                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1090769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          700                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    273211245                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    910880903                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    910880903                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167446225                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105764969                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40268                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22787                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9629866                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18196918                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9258695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146465                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3250361                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         184534473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38816                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146574157                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       288401                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63767869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194801180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6376                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84124708                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.742344                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.883397                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29758816     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17884495     21.26%     56.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11860004     14.10%     70.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8681840     10.32%     81.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7437413      8.84%     89.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3870421      4.60%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3304326      3.93%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       622723      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       704670      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84124708                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         858656     71.30%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            10      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173617     14.42%     85.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172031     14.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122138729     83.33%     83.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2085709      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16219      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14556251      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7777249      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146574157                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.681961                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1204314                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008216                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    378765733                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248341800                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142844347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147778471                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       549441                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7176792                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2834                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          645                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2366703                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9014692                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         633194                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80861                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    184573291                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       402428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18196918                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9258695                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22596                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72450                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          645                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1247438                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2417229                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144247165                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13651884                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2326988                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21230792                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20347776                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7578908                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.655258                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142939785                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142844347                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93086673                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262829704                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.639161                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354171                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98096072                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120471405                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64102790                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2088535                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75110016                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.603933                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.132571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29747663     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20564680     27.38%     66.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8365049     11.14%     78.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4699650      6.26%     84.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3852059      5.13%     89.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1568778      2.09%     91.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1870004      2.49%     94.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       931537      1.24%     95.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3510596      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75110016                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98096072                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120471405                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17912112                       # Number of memory references committed
system.switch_cpus2.commit.loads             11020120                       # Number of loads committed
system.switch_cpus2.commit.membars              16220                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17309462                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108549057                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2452598                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3510596                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256173615                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          378168966                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3020106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98096072                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120471405                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98096072                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.888362                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.888362                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.125667                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.125667                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648916581                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197457980                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186640623                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32440                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87144814                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32722063                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26699734                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2182500                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13866748                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12889724                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3380679                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95820                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33894989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             177752204                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32722063                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16270403                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38532717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11386623                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5242702                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16502534                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       843442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86856490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.336643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48323773     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3168279      3.65%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4723594      5.44%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3283676      3.78%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2294736      2.64%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2243505      2.58%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1360548      1.57%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2905190      3.34%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18553189     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86856490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.375491                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.039734                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34851602                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5483356                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36796995                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       538740                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9185791                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5510278                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     212901364                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9185791                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36805403                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         508171                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2153473                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35342442                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2861205                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     206579805                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1195308                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       972259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    289799513                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    961577033                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    961577033                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    178464580                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       111334928                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37288                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17792                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8500726                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18936257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9695280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       115614                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2892443                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         192518339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        153844646                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       306208                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     64125430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    196143445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86856490                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771251                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.917342                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31168760     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17340748     19.96%     55.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12532610     14.43%     70.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8313351      9.57%     79.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8398383      9.67%     89.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4022236      4.63%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3585841      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       677621      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       816940      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86856490                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         838544     71.03%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        166440     14.10%     85.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175553     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    128683180     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1941824      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17728      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15117852      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8084062      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     153844646                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.765391                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1180537                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007674                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    396032527                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    256679679                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    149588013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     155025183                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       482858                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7339885                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6373                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          393                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2321144                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9185791                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         261755                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50495                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    192553859                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       664300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18936257                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9695280                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17790                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42922                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          393                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1328896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1188618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2517514                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    151014109                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14128065                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2830537                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22013906                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21462742                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7885841                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.732910                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             149652434                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            149588013                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         96921683                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        275360139                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.716545                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351982                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103764020                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127903729                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     64650333                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2200014                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77670698                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.646744                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174475                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29801459     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22202598     28.59%     66.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8393361     10.81%     77.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4697637      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3972922      5.12%     88.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1777447      2.29%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1698649      2.19%     93.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1162319      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3964306      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77670698                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103764020                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127903729                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18970508                       # Number of memory references committed
system.switch_cpus3.commit.loads             11596372                       # Number of loads committed
system.switch_cpus3.commit.membars              17728                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18557499                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115146217                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2645386                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3964306                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           266260454                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          394299823                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 288324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103764020                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127903729                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103764020                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.839837                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.839837                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190708                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190708                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       678237893                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      208093004                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      195687614                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35456                       # number of misc regfile writes
system.l20.replacements                         12469                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787722                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28853                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.301217                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          356.010867                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.238740                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6033.425452                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176684                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9984.148257                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021729                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000625                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368251                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609384                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83109                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83109                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21212                       # number of Writeback hits
system.l20.Writeback_hits::total                21212                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83109                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83109                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83109                       # number of overall hits
system.l20.overall_hits::total                  83109                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12458                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12469                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12458                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12469                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12458                       # number of overall misses
system.l20.overall_misses::total                12469                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1222763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2122171734                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2123394497                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1222763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2122171734                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2123394497                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1222763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2122171734                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2123394497                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95567                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95578                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21212                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21212                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95567                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95578                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95567                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95578                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130359                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130459                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130359                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130459                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130359                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130459                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170346.101621                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170293.888604                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170346.101621                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170293.888604                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170346.101621                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170293.888604                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4063                       # number of writebacks
system.l20.writebacks::total                     4063                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12458                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12469                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12458                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12469                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12458                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12469                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1980224363                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1981322496                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1980224363                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1981322496                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1980224363                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1981322496                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130359                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130459                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130359                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130459                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130359                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130459                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158952.027854                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158899.871361                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158952.027854                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158899.871361                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158952.027854                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158899.871361                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13139                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          225336                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29523                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.632558                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          966.262468                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.534659                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  6429.380974                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          8974.821899                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.058976                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000826                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.392418                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.547780                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40550                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40550                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12542                       # number of Writeback hits
system.l21.Writeback_hits::total                12542                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40550                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40550                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40550                       # number of overall hits
system.l21.overall_hits::total                  40550                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13125                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13140                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13125                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13140                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13125                       # number of overall misses
system.l21.overall_misses::total                13140                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2046255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1995841904                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1997888159                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2046255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1995841904                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1997888159                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2046255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1995841904                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1997888159                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53675                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53690                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12542                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12542                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53675                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53690                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53675                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53690                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244527                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244738                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244527                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244738                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244527                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244738                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       136417                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152064.145067                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152046.283029                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152064.145067                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152046.283029                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152064.145067                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152046.283029                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2234                       # number of writebacks
system.l21.writebacks::total                     2234                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13125                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13140                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13125                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13140                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13125                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13140                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1842699105                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1844567910                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1842699105                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1844567910                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1842699105                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1844567910                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244527                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244738                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244527                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244738                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244527                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244738                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140396.122286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140378.075342                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140396.122286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140378.075342                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140396.122286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140378.075342                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15272                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          817417                       # Total number of references to valid blocks.
system.l22.sampled_refs                         31656                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.821866                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          861.296047                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.385285                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4142.397162                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.259101                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         11369.662405                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.052569                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000634                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.252832                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000016                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.693949                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        56188                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  56188                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21074                       # number of Writeback hits
system.l22.Writeback_hits::total                21074                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        56188                       # number of demand (read+write) hits
system.l22.demand_hits::total                   56188                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        56188                       # number of overall hits
system.l22.overall_hits::total                  56188                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15259                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15272                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15259                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15272                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15259                       # number of overall misses
system.l22.overall_misses::total                15272                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1994345                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2499355198                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2501349543                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1994345                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2499355198                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2501349543                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1994345                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2499355198                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2501349543                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71447                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71460                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21074                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21074                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71447                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71460                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71447                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71460                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213571                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213714                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.213571                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213714                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.213571                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213714                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 153411.153846                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 163795.477947                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 163786.638489                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 153411.153846                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 163795.477947                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 163786.638489                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 153411.153846                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 163795.477947                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 163786.638489                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3157                       # number of writebacks
system.l22.writebacks::total                     3157                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15259                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15272                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15259                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15272                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15259                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15272                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1845708                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2325415011                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2327260719                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1845708                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2325415011                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2327260719                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1845708                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2325415011                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2327260719                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213571                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213714                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.213571                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213714                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.213571                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213714                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 141977.538462                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152396.291435                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 152387.422669                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 141977.538462                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 152396.291435                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 152387.422669                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 141977.538462                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 152396.291435                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 152387.422669                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2902                       # number of replacements
system.l23.tagsinuse                            16384                       # Cycle average of tags in use
system.l23.total_refs                          360905                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19286                       # Sample count of references to valid blocks.
system.l23.avg_refs                         18.713315                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1315.803206                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    16.031405                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1427.865529                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst            15.122225                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13609.177635                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.080310                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000978                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.087150                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000923                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.830638                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        31353                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31353                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10234                       # number of Writeback hits
system.l23.Writeback_hits::total                10234                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        31353                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31353                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        31353                       # number of overall hits
system.l23.overall_hits::total                  31353                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2885                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2902                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2885                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2902                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2885                       # number of overall misses
system.l23.overall_misses::total                 2902                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2874601                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    449998730                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      452873331                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2874601                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    449998730                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       452873331                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2874601                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    449998730                       # number of overall miss cycles
system.l23.overall_miss_latency::total      452873331                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34238                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34255                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10234                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10234                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34238                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34255                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34238                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34255                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.084263                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.084718                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.084263                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.084718                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.084263                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.084718                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 169094.176471                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 155978.762565                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 156055.593039                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 169094.176471                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 155978.762565                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 156055.593039                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 169094.176471                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 155978.762565                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 156055.593039                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2094                       # number of writebacks
system.l23.writebacks::total                     2094                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2885                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2902                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2885                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2902                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2885                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2902                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2681741                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    417115646                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    419797387                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2681741                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    417115646                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    419797387                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2681741                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    417115646                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    419797387                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.084263                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.084718                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.084263                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.084718                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.084263                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.084718                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157749.470588                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144580.813172                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 144657.955548                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 157749.470588                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 144580.813172                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 144657.955548                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 157749.470588                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 144580.813172                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 144657.955548                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996791                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679882                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843339.168784                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996791                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15672221                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15672221                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15672221                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15672221                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15672221                       # number of overall hits
system.cpu0.icache.overall_hits::total       15672221                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1274133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1274133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15672232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15672232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15672232                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15672232                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15672232                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15672232                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95567                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191894493                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95823                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2002.593250                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489251                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510749                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11630221                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11630221                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17003                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19339646                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19339646                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19339646                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19339646                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353827                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353827                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       353927                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        353927                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       353927                       # number of overall misses
system.cpu0.dcache.overall_misses::total       353927                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14588250261                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14588250261                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11316705                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11316705                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14599566966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14599566966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14599566966                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14599566966                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11984048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11984048                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19693573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19693573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19693573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19693573                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029525                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017972                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017972                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017972                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017972                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41229.895573                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41229.895573                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 113167.050000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 113167.050000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41250.220995                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41250.220995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41250.220995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41250.220995                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21212                       # number of writebacks
system.cpu0.dcache.writebacks::total            21212                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258260                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258260                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258360                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258360                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258360                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258360                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95567                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95567                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95567                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95567                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2861610536                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2861610536                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2861610536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2861610536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2861610536                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2861610536                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29943.500748                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29943.500748                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29943.500748                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29943.500748                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29943.500748                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29943.500748                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993713                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929376709                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714717.175277                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993713                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17910719                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17910719                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17910719                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17910719                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17910719                       # number of overall hits
system.cpu1.icache.overall_hits::total       17910719                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2219770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2219770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17910735                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17910735                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17910735                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17910735                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17910735                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17910735                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53674                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232171742                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53930                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4305.057334                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.106977                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.893023                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828543                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171457                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22481930                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22481930                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4699098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4699098                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10764                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10764                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10746                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10746                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27181028                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27181028                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27181028                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27181028                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164087                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164087                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       164087                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164087                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       164087                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164087                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13909316136                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13909316136                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13909316136                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13909316136                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13909316136                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13909316136                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22646017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22646017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4699098                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4699098                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27345115                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27345115                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27345115                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27345115                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007246                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007246                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006001                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006001                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006001                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006001                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84767.934913                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84767.934913                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84767.934913                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84767.934913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84767.934913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84767.934913                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12542                       # number of writebacks
system.cpu1.dcache.writebacks::total            12542                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110412                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110412                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110412                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53675                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53675                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53675                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53675                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2286490632                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2286490632                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2286490632                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2286490632                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2286490632                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2286490632                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42598.800782                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42598.800782                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 42598.800782                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42598.800782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 42598.800782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42598.800782                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996717                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020086210                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056625.423387                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996717                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15005455                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15005455                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15005455                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15005455                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15005455                       # number of overall hits
system.cpu2.icache.overall_hits::total       15005455                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2657224                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2657224                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2657224                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2657224                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2657224                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2657224                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15005473                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15005473                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15005473                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15005473                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15005473                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15005473                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 147623.555556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 147623.555556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 147623.555556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 147623.555556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 147623.555556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 147623.555556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2019015                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2019015                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2019015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2019015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2019015                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2019015                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155308.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155308.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155308.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155308.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155308.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155308.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71447                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180998136                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71703                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2524.275637                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.699808                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.300192                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901171                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098829                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10366570                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10366570                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6859553                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6859553                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22233                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22233                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16220                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16220                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17226123                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17226123                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17226123                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17226123                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156080                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156080                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156080                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156080                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156080                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156080                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9200983926                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9200983926                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9200983926                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9200983926                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9200983926                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9200983926                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10522650                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10522650                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6859553                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6859553                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16220                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16220                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17382203                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17382203                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17382203                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17382203                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014833                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014833                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008979                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008979                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008979                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008979                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 58950.435200                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58950.435200                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 58950.435200                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 58950.435200                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 58950.435200                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 58950.435200                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21074                       # number of writebacks
system.cpu2.dcache.writebacks::total            21074                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84633                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84633                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84633                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84633                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84633                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84633                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71447                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71447                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71447                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71447                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71447                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71447                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2942567427                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2942567427                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2942567427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2942567427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2942567427                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2942567427                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004110                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004110                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004110                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004110                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41185.318166                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41185.318166                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 41185.318166                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 41185.318166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 41185.318166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41185.318166                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.031400                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022853079                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2209185.915767                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.031400                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025691                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740435                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16502514                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16502514                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16502514                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16502514                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16502514                       # number of overall hits
system.cpu3.icache.overall_hits::total       16502514                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3359119                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3359119                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3359119                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3359119                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3359119                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3359119                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16502534                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16502534                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16502534                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16502534                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16502534                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16502534                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 167955.950000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 167955.950000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 167955.950000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 167955.950000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 167955.950000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 167955.950000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2891922                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2891922                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2891922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2891922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2891922                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2891922                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 170113.058824                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 170113.058824                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 170113.058824                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 170113.058824                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 170113.058824                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 170113.058824                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34238                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165267956                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34494                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4791.208790                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.072307                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.927693                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902626                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097374                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10753088                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10753088                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7338680                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7338680                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17758                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17758                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17728                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17728                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18091768                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18091768                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18091768                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18091768                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        68888                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        68888                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68888                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68888                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68888                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68888                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2245512547                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2245512547                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2245512547                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2245512547                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2245512547                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2245512547                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10821976                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10821976                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7338680                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7338680                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18160656                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18160656                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18160656                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18160656                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006366                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006366                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32596.570477                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32596.570477                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32596.570477                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32596.570477                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32596.570477                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32596.570477                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10234                       # number of writebacks
system.cpu3.dcache.writebacks::total            10234                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        34650                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        34650                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        34650                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        34650                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        34650                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        34650                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34238                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34238                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34238                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34238                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34238                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34238                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    698834976                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    698834976                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    698834976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    698834976                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    698834976                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    698834976                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20411.092237                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20411.092237                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20411.092237                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20411.092237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 20411.092237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20411.092237                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
