use crate::{
    bus::Bus,
    cpu::{micro_op::MicroOp, mnemonic::Mnemonic},
};

impl Mnemonic {
    // ================================================================
    //  LAS â€” Load A and X from Stack Pointer AND Memory
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Loads A and X registers with (SP & M).
    ///
    /// âš™ï¸ Operation:
    ///     A, X â† SP & M
    ///
    /// ðŸ§© Flags Affected:
    ///     N, Z
    pub(crate) const fn las() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "las",
            micro_fn: |cpu, bus| {
                let value = bus.read(cpu.effective_addr) & cpu.s;
                cpu.a = value;
                cpu.x = value;
                cpu.p.set_zn(value);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  LAX â€” Load A and X
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Loads both A and X with the same memory value.
    ///
    /// âš™ï¸ Operation:
    ///     A, X â† M
    ///
    /// ðŸ§© Flags Affected:
    ///     N, Z
    pub(crate) const fn lax() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "lax",
            micro_fn: |cpu, bus| {
                let value = bus.read(cpu.effective_addr);
                cpu.a = value;
                cpu.x = value;
                cpu.p.set_zn(value);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  LDA â€” Load Accumulator
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Loads a value from memory into the accumulator (A).
    ///
    /// âš™ï¸ Operation:
    ///     A â† M
    ///
    /// ðŸ§© Flags Affected:
    ///     N, Z
    pub(crate) const fn lda() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "lda",
            micro_fn: |cpu, bus| {
                let value = bus.read(cpu.effective_addr);
                cpu.a = value;
                cpu.p.set_zn(value);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  LDX â€” Load X Register
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Loads a value from memory into the X register.
    ///
    /// âš™ï¸ Operation:
    ///     X â† M
    ///
    /// ðŸ§© Flags Affected:
    ///     N, Z
    pub(crate) const fn ldx() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "ldx",
            micro_fn: |cpu, bus| {
                let value = bus.read(cpu.effective_addr);
                cpu.x = value;
                cpu.p.set_zn(value);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  LDY â€” Load Y Register
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Loads a value from memory into the Y register.
    ///
    /// âš™ï¸ Operation:
    ///     Y â† M
    ///
    /// ðŸ§© Flags Affected:
    ///     N, Z
    pub(crate) const fn ldy() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "ldy",
            micro_fn: |cpu, bus| {
                let value = bus.read(cpu.effective_addr);
                cpu.y = value;
                cpu.p.set_zn(value);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  SAX â€” Store A & X (A AND X) into Memory
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Stores the bitwise AND of A and X into memory.
    ///
    /// âš™ï¸ Operation:
    ///     M â† A & X
    ///
    /// ðŸ§© Flags Affected:
    ///     None
    pub(crate) const fn sax() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "sax",
            micro_fn: |cpu, bus| {
                let value = cpu.a & cpu.x;
                bus.write(cpu.effective_addr, value);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  SHA â€” Store A AND X AND (HighByte+1)
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Stores (A & X & (high-byte + 1)) to memory. (Unofficial)
    ///
    /// âš™ï¸ Operation:
    ///     M â† A & X & (PCH + 1)
    ///
    /// ðŸ§© Flags Affected:
    ///     None
    pub(crate) const fn sha() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "sha",
            micro_fn: |cpu, bus| {
                let hi = cpu.base;
                let value = cpu.a & cpu.x & hi;
                bus.write(cpu.effective_addr, value);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  SHX â€” Store X AND (HighByte+1)
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Stores (X & (high-byte + 1)) to memory. (Unofficial)
    ///
    /// âš™ï¸ Operation:
    ///     M â† X & (PCH + 1)
    ///
    /// ðŸ§© Flags Affected:
    ///     None
    pub(crate) const fn shx() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "shx",
            micro_fn: |cpu, bus| {
                let hi = cpu.base;
                let value = cpu.x & hi;
                bus.write(cpu.effective_addr, value);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  SHY â€” Store Y AND (HighByte+1)
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Stores (Y & (high-byte + 1)) to memory. (Unofficial)
    ///
    /// âš™ï¸ Operation:
    ///     M â† Y & (PCH + 1)
    ///
    /// ðŸ§© Flags Affected:
    ///     None
    pub(crate) const fn shy() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "shy",
            micro_fn: |cpu, bus| {
                let hi = cpu.base;
                let value = cpu.y & hi;
                bus.write(cpu.effective_addr, value);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  STA â€” Store Accumulator
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Stores accumulator (A) into memory.
    ///
    /// âš™ï¸ Operation:
    ///     M â† A
    ///
    /// ðŸ§© Flags Affected:
    ///     None
    pub(crate) const fn sta() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "sta",
            micro_fn: |cpu, bus| {
                bus.write(cpu.effective_addr, cpu.a);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  STX â€” Store X Register
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Stores X register into memory.
    ///
    /// âš™ï¸ Operation:
    ///     M â† X
    ///
    /// ðŸ§© Flags Affected:
    ///     None
    pub(crate) const fn stx() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "stx",
            micro_fn: |cpu, bus| {
                bus.write(cpu.effective_addr, cpu.x);
            },
        };
        &[OP1]
    }

    // ================================================================
    //  STY â€” Store Y Register
    // ================================================================
    /// ðŸ•¹ï¸ Purpose:
    ///     Stores Y register into memory.
    ///
    /// âš™ï¸ Operation:
    ///     M â† Y
    ///
    /// ðŸ§© Flags Affected:
    ///     None
    pub(crate) const fn sty() -> &'static [MicroOp] {
        const OP1: MicroOp = MicroOp {
            name: "sty",
            micro_fn: |cpu, bus| {
                bus.write(cpu.effective_addr, cpu.y);
            },
        };
        &[OP1]
    }
}
