#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 12 01:53:46 2018
# Process ID: 26256
# Current directory: /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/design_1_My_PWM_core2_0_0_synth_1
# Command line: vivado -log design_1_My_PWM_core2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_My_PWM_core2_0_0.tcl
# Log file: /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/design_1_My_PWM_core2_0_0_synth_1/design_1_My_PWM_core2_0_0.vds
# Journal file: /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/design_1_My_PWM_core2_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_My_PWM_core2_0_0.tcl -notrace
Command: synth_design -top design_1_My_PWM_core2_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26358 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1337.828 ; gain = 82.914 ; free physical = 131 ; free virtual = 10661
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_My_PWM_core2_0_0' [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_My_PWM_core2_0_0/synth/design_1_My_PWM_core2_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'My_PWM_core2_v1_0' [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0.v:4]
	Parameter PWM_COUNTER_MAX bound to: 1024 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'My_PWM_core2_v1_0_S00_AXI' [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0_S00_AXI.v:4]
	Parameter PWM_COUNTER_MAX bound to: 1024 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0_S00_AXI.v:375]
INFO: [Synth 8-6155] done synthesizing module 'My_PWM_core2_v1_0_S00_AXI' (1#1) [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'My_PWM_core2_v1_0_S00_AXI_inst' of module 'My_PWM_core2_v1_0_S00_AXI' requires 25 connections, but only 21 given [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0.v:54]
WARNING: [Synth 8-3848] Net PWM0 in module/entity My_PWM_core2_v1_0 does not have driver. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0.v:18]
WARNING: [Synth 8-3848] Net PWM1 in module/entity My_PWM_core2_v1_0 does not have driver. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0.v:19]
WARNING: [Synth 8-3848] Net PWM2 in module/entity My_PWM_core2_v1_0 does not have driver. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0.v:20]
WARNING: [Synth 8-3848] Net PWM3 in module/entity My_PWM_core2_v1_0 does not have driver. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'My_PWM_core2_v1_0' (2#1) [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ipshared/9229/hdl/My_PWM_core2_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_My_PWM_core2_0_0' (3#1) [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_My_PWM_core2_0_0/synth/design_1_My_PWM_core2_0_0.v:56]
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0 has unconnected port PWM0
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0 has unconnected port PWM1
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0 has unconnected port PWM2
WARNING: [Synth 8-3331] design My_PWM_core2_v1_0 has unconnected port PWM3
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.453 ; gain = 126.539 ; free physical = 284 ; free virtual = 10732
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.453 ; gain = 126.539 ; free physical = 272 ; free virtual = 10719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.453 ; gain = 126.539 ; free physical = 272 ; free virtual = 10719
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1713.469 ; gain = 1.000 ; free physical = 134 ; free virtual = 9919
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 325 ; free virtual = 10117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 325 ; free virtual = 10117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 327 ; free virtual = 10118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 312 ; free virtual = 10104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module My_PWM_core2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port PWM0
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port PWM1
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port PWM2
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port PWM3
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_My_PWM_core2_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_My_PWM_core2_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_My_PWM_core2_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_My_PWM_core2_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_My_PWM_core2_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_My_PWM_core2_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_PWM_core2_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_My_PWM_core2_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 311 ; free virtual = 10106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 119 ; free virtual = 9825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 119 ; free virtual = 9825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 137 ; free virtual = 9820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 127 ; free virtual = 9794
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 127 ; free virtual = 9794
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 127 ; free virtual = 9794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 127 ; free virtual = 9794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 127 ; free virtual = 9794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 127 ; free virtual = 9794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   231|
|2     |  inst                             |My_PWM_core2_v1_0         |   231|
|3     |    My_PWM_core2_v1_0_S00_AXI_inst |My_PWM_core2_v1_0_S00_AXI |   231|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 1713.469 ; gain = 458.555 ; free physical = 127 ; free virtual = 9794
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1713.469 ; gain = 126.539 ; free physical = 184 ; free virtual = 9852
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 1713.477 ; gain = 458.555 ; free physical = 184 ; free virtual = 9852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 1714.469 ; gain = 471.094 ; free physical = 224 ; free virtual = 9846
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/design_1_My_PWM_core2_0_0_synth_1/design_1_My_PWM_core2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_My_PWM_core2_0_0/design_1_My_PWM_core2_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/design_1_My_PWM_core2_0_0_synth_1/design_1_My_PWM_core2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_My_PWM_core2_0_0_utilization_synth.rpt -pb design_1_My_PWM_core2_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1738.480 ; gain = 0.000 ; free physical = 134 ; free virtual = 9682
INFO: [Common 17-206] Exiting Vivado at Mon Nov 12 01:55:31 2018...
