TimeQuest Timing Analyzer report for tutor3
Thu Mar 23 17:57:13 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 12. Slow Model Setup: 'KEY0'
 13. Slow Model Setup: 'CLK_48Mhz'
 14. Slow Model Setup: 'clk_div:inst|clock_10Hz'
 15. Slow Model Setup: 'clk_div:inst|clock_100hz_reg'
 16. Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'
 17. Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'
 18. Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 19. Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'
 20. Slow Model Hold: 'KEY0'
 21. Slow Model Hold: 'CLK_48Mhz'
 22. Slow Model Hold: 'clk_div:inst|clock_10Hz'
 23. Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 24. Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'
 25. Slow Model Hold: 'clk_div:inst|clock_100hz_reg'
 26. Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'
 27. Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'
 28. Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 29. Slow Model Recovery: 'clk_div:inst|clock_10Hz'
 30. Slow Model Recovery: 'KEY0'
 31. Slow Model Removal: 'KEY0'
 32. Slow Model Removal: 'clk_div:inst|clock_10Hz'
 33. Slow Model Minimum Pulse Width: 'CLK_48Mhz'
 34. Slow Model Minimum Pulse Width: 'KEY0'
 35. Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 36. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz'
 37. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 38. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'
 39. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 40. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 41. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Fast Model Setup Summary
 51. Fast Model Hold Summary
 52. Fast Model Recovery Summary
 53. Fast Model Removal Summary
 54. Fast Model Minimum Pulse Width Summary
 55. Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 56. Fast Model Setup: 'KEY0'
 57. Fast Model Setup: 'CLK_48Mhz'
 58. Fast Model Setup: 'clk_div:inst|clock_10Hz'
 59. Fast Model Setup: 'clk_div:inst|clock_100hz_reg'
 60. Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'
 61. Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 62. Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'
 63. Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'
 64. Fast Model Hold: 'KEY0'
 65. Fast Model Hold: 'CLK_48Mhz'
 66. Fast Model Hold: 'clk_div:inst|clock_10Hz'
 67. Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 68. Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'
 69. Fast Model Hold: 'clk_div:inst|clock_100hz_reg'
 70. Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'
 71. Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'
 72. Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 73. Fast Model Recovery: 'clk_div:inst|clock_10Hz'
 74. Fast Model Recovery: 'KEY0'
 75. Fast Model Removal: 'KEY0'
 76. Fast Model Removal: 'clk_div:inst|clock_10Hz'
 77. Fast Model Minimum Pulse Width: 'CLK_48Mhz'
 78. Fast Model Minimum Pulse Width: 'KEY0'
 79. Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 80. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz'
 81. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 82. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'
 83. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 84. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 85. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Output Enable Times
 91. Minimum Output Enable Times
 92. Output Disable Times
 93. Minimum Output Disable Times
 94. Multicorner Timing Analysis Summary
 95. Setup Times
 96. Hold Times
 97. Clock to Output Times
 98. Minimum Clock to Output Times
 99. Setup Transfers
100. Hold Transfers
101. Recovery Transfers
102. Removal Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths
106. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tutor3                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; CLK_48Mhz                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_48Mhz }                     ;
; clk_div:inst|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Khz_reg }   ;
; clk_div:inst|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Mhz_reg }   ;
; clk_div:inst|clock_10Hz       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10Hz }       ;
; clk_div:inst|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10Khz_reg }  ;
; clk_div:inst|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100hz_reg }  ;
; clk_div:inst|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100Khz_reg } ;
; KEY0                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY0 }                          ;
; LCD_Display:inst1|CLK_400HZ   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LCD_Display:inst1|CLK_400HZ }   ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                              ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                  ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; 125.75 MHz ; 125.75 MHz      ; KEY0                          ;                                                       ;
; 213.31 MHz ; 213.31 MHz      ; LCD_Display:inst1|CLK_400HZ   ;                                                       ;
; 269.76 MHz ; 269.76 MHz      ; CLK_48Mhz                     ;                                                       ;
; 284.58 MHz ; 284.58 MHz      ; clk_div:inst|clock_10Hz       ;                                                       ;
; 807.1 MHz  ; 500.0 MHz       ; clk_div:inst|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 827.81 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 931.1 MHz  ; 500.0 MHz       ; clk_div:inst|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch) ;
; 933.71 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 940.73 MHz ; 500.0 MHz       ; clk_div:inst|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -8.289 ; -74.816       ;
; KEY0                          ; -3.476 ; -13.904       ;
; CLK_48Mhz                     ; -2.707 ; -61.130       ;
; clk_div:inst|clock_10Hz       ; -2.514 ; -11.547       ;
; clk_div:inst|clock_100hz_reg  ; -0.239 ; -0.310        ;
; clk_div:inst|clock_1Khz_reg   ; -0.208 ; -0.276        ;
; clk_div:inst|clock_100Khz_reg ; -0.074 ; -0.157        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.071 ; -0.123        ;
; clk_div:inst|clock_10Khz_reg  ; -0.063 ; -0.115        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; KEY0                          ; -3.320 ; -11.926       ;
; CLK_48Mhz                     ; -2.539 ; -2.539        ;
; clk_div:inst|clock_10Hz       ; 0.209  ; 0.000         ;
; LCD_Display:inst1|CLK_400HZ   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100hz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.391  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------+
; Slow Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk_div:inst|clock_10Hz ; -0.104 ; -0.416        ;
; KEY0                    ; 0.558  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow Model Removal Summary                       ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; KEY0                    ; -0.989 ; -3.956        ;
; clk_div:inst|clock_10Hz ; 0.374  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.380 ; -37.380       ;
; KEY0                          ; -1.222 ; -12.646       ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; clk_div:inst|clock_10Hz       ; -0.500 ; -9.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -8.289 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.825      ;
; -8.250 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.786      ;
; -8.250 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.786      ;
; -8.247 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.783      ;
; -8.180 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.716      ;
; -8.147 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.683      ;
; -8.126 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.662      ;
; -8.062 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.598      ;
; -8.062 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.598      ;
; -8.059 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.595      ;
; -8.057 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.593      ;
; -8.041 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.577      ;
; -8.041 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.577      ;
; -8.038 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.574      ;
; -8.022 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.558      ;
; -8.022 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.558      ;
; -8.001 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.537      ;
; -7.933 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.469      ;
; -7.920 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.456      ;
; -7.847 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.383      ;
; -7.812 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.348      ;
; -7.808 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.344      ;
; -7.795 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.331      ;
; -7.659 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.195      ;
; -7.638 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -5.000     ; 3.174      ;
; -7.271 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.825      ;
; -7.232 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.786      ;
; -7.232 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.786      ;
; -7.229 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.783      ;
; -7.162 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.716      ;
; -7.129 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.683      ;
; -7.108 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.662      ;
; -7.044 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.598      ;
; -7.044 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.598      ;
; -7.041 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.595      ;
; -7.039 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.593      ;
; -7.023 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.577      ;
; -7.023 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.577      ;
; -7.020 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.574      ;
; -7.004 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.558      ;
; -7.004 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.558      ;
; -6.983 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.537      ;
; -6.915 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.469      ;
; -6.902 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.456      ;
; -6.829 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.383      ;
; -6.794 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.348      ;
; -6.790 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.344      ;
; -6.777 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.331      ;
; -6.641 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.195      ;
; -6.620 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -4.482     ; 3.174      ;
; -4.191 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.509      ;
; -4.067 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.385      ;
; -4.034 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.567     ; 4.503      ;
; -3.989 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.307      ;
; -3.989 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.307      ;
; -3.946 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.264      ;
; -3.942 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.260      ;
; -3.910 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.567     ; 4.379      ;
; -3.891 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.571     ; 4.356      ;
; -3.883 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.201      ;
; -3.883 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.201      ;
; -3.880 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.198      ;
; -3.864 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.182      ;
; -3.864 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.182      ;
; -3.826 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.144      ;
; -3.789 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.567     ; 4.258      ;
; -3.785 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.567     ; 4.254      ;
; -3.762 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.080      ;
; -3.762 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.080      ;
; -3.759 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.077      ;
; -3.728 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.571     ; 4.193      ;
; -3.701 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 4.019      ;
; -3.688 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.723      ;
; -3.664 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.571     ; 4.129      ;
; -3.664 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.571     ; 4.129      ;
; -3.661 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.571     ; 4.126      ;
; -3.661 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 3.979      ;
; -3.661 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 3.979      ;
; -3.658 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 3.976      ;
; -3.642 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.565     ; 4.113      ;
; -3.603 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.571     ; 4.068      ;
; -3.592 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.569     ; 4.059      ;
; -3.591 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 3.909      ;
; -3.535 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.570      ;
; -3.535 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.570      ;
; -3.532 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.567      ;
; -3.525 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.560      ;
; -3.518 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.565     ; 3.989      ;
; -3.486 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.569     ; 3.953      ;
; -3.486 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.569     ; 3.953      ;
; -3.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.569     ; 3.950      ;
; -3.480 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.718     ; 3.798      ;
; -3.467 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.569     ; 3.934      ;
; -3.467 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.569     ; 3.934      ;
; -3.444 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.594     ; 3.886      ;
; -3.442 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.477      ;
; -3.400 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.435      ;
; -3.397 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.565     ; 3.868      ;
; -3.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.565     ; 3.864      ;
; -3.386 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.001     ; 4.421      ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY0'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.476 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.311      ;
; -3.476 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.311      ;
; -3.476 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.311      ;
; -3.476 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.311      ;
; -3.428 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.263      ;
; -3.428 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.263      ;
; -3.428 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.263      ;
; -3.428 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.263      ;
; -3.368 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.203      ;
; -3.368 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.203      ;
; -3.368 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.203      ;
; -3.368 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.203      ;
; -3.283 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.118      ;
; -3.283 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.118      ;
; -3.283 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.118      ;
; -3.283 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; -0.701     ; 3.118      ;
; -2.520 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.311      ;
; -2.520 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.311      ;
; -2.520 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.311      ;
; -2.520 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.311      ;
; -2.502 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.311      ;
; -2.502 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.311      ;
; -2.502 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.311      ;
; -2.502 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.311      ;
; -2.472 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.263      ;
; -2.472 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.263      ;
; -2.472 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.263      ;
; -2.472 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.263      ;
; -2.458 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.311      ;
; -2.458 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.311      ;
; -2.458 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.311      ;
; -2.458 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.311      ;
; -2.454 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.263      ;
; -2.454 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.263      ;
; -2.454 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.263      ;
; -2.454 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.263      ;
; -2.412 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.203      ;
; -2.412 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.203      ;
; -2.412 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.203      ;
; -2.412 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.203      ;
; -2.410 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.263      ;
; -2.410 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.263      ;
; -2.410 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.263      ;
; -2.410 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.263      ;
; -2.394 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.203      ;
; -2.394 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.203      ;
; -2.394 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.203      ;
; -2.394 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.203      ;
; -2.350 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.203      ;
; -2.350 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.203      ;
; -2.350 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.203      ;
; -2.350 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.203      ;
; -2.327 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.118      ;
; -2.327 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.118      ;
; -2.327 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.118      ;
; -2.327 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.245     ; 3.118      ;
; -2.309 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.118      ;
; -2.309 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.118      ;
; -2.309 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.118      ;
; -2.309 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 0.273      ; 3.118      ;
; -2.265 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.118      ;
; -2.265 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.118      ;
; -2.265 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.118      ;
; -2.265 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.183     ; 3.118      ;
; 0.551  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 4.188      ; 4.173      ;
; 0.551  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 4.188      ; 4.173      ;
; 0.551  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 4.188      ; 4.173      ;
; 0.551  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 4.188      ; 4.173      ;
; 0.595  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 3.732      ; 4.173      ;
; 0.595  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 3.732      ; 4.173      ;
; 0.595  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 3.732      ; 4.173      ;
; 0.595  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 3.732      ; 4.173      ;
; 0.878  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 4.184      ; 3.842      ;
; 0.878  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 4.184      ; 3.842      ;
; 0.878  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 4.184      ; 3.842      ;
; 0.878  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 4.184      ; 3.842      ;
; 0.922  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 3.728      ; 3.842      ;
; 0.922  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 3.728      ; 3.842      ;
; 0.922  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 3.728      ; 3.842      ;
; 0.922  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 3.728      ; 3.842      ;
; 1.376  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 4.161      ; 3.321      ;
; 1.376  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 4.161      ; 3.321      ;
; 1.376  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 4.161      ; 3.321      ;
; 1.376  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 4.161      ; 3.321      ;
; 1.420  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 3.705      ; 3.321      ;
; 1.420  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 3.705      ; 3.321      ;
; 1.420  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 3.705      ; 3.321      ;
; 1.420  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 3.705      ; 3.321      ;
; 1.435  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 6.570      ; 5.671      ;
; 1.435  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 6.570      ; 5.671      ;
; 1.435  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 6.570      ; 5.671      ;
; 1.435  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 6.570      ; 5.671      ;
; 1.557  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 4.184      ; 3.163      ;
; 1.557  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 4.184      ; 3.163      ;
; 1.557  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 4.184      ; 3.163      ;
; 1.557  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 4.184      ; 3.163      ;
; 1.601  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 3.728      ; 3.163      ;
; 1.601  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 3.728      ; 3.163      ;
; 1.601  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 3.728      ; 3.163      ;
; 1.601  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 3.728      ; 3.163      ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_48Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.707 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.743      ;
; -2.650 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.687      ;
; -2.650 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.687      ;
; -2.650 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.687      ;
; -2.650 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.687      ;
; -2.650 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.687      ;
; -2.650 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.687      ;
; -2.650 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.687      ;
; -2.650 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.687      ;
; -2.528 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.564      ;
; -2.528 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.564      ;
; -2.528 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.564      ;
; -2.528 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.564      ;
; -2.528 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.564      ;
; -2.528 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.564      ;
; -2.528 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.564      ;
; -2.528 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.564      ;
; -2.470 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.506      ;
; -2.470 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.506      ;
; -2.470 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.506      ;
; -2.470 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.506      ;
; -2.470 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.506      ;
; -2.470 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.506      ;
; -2.470 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.506      ;
; -2.470 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.506      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.413 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.450      ;
; -2.413 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.450      ;
; -2.413 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.450      ;
; -2.413 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.450      ;
; -2.413 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.450      ;
; -2.413 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.450      ;
; -2.413 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.450      ;
; -2.413 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.450      ;
; -2.400 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.436      ;
; -2.400 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.436      ;
; -2.400 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.436      ;
; -2.400 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.436      ;
; -2.400 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.436      ;
; -2.400 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.436      ;
; -2.400 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.436      ;
; -2.400 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.436      ;
; -2.349 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.385      ;
; -2.349 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.385      ;
; -2.349 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.385      ;
; -2.349 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.385      ;
; -2.349 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.385      ;
; -2.349 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.385      ;
; -2.349 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.385      ;
; -2.349 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.385      ;
; -2.305 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.342      ;
; -2.305 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.342      ;
; -2.305 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.342      ;
; -2.305 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.342      ;
; -2.305 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.342      ;
; -2.305 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.342      ;
; -2.305 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.342      ;
; -2.305 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 3.342      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.285 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 3.320      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.228 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.264      ;
; -2.221 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.257      ;
; -2.221 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.257      ;
; -2.221 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.257      ;
; -2.221 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.257      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10Hz'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                    ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -2.514 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.550      ;
; -2.514 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.550      ;
; -2.514 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.550      ;
; -2.514 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.550      ;
; -2.431 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.467      ;
; -2.431 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.467      ;
; -2.071 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.107      ;
; -2.071 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.107      ;
; -2.071 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.107      ;
; -2.071 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 3.107      ;
; -2.034 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.149      ; 3.219      ;
; -2.034 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.149      ; 3.219      ;
; -2.034 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.149      ; 3.219      ;
; -2.034 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.149      ; 3.219      ;
; -2.016 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.153      ; 3.205      ;
; -2.016 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.153      ; 3.205      ;
; -2.016 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.153      ; 3.205      ;
; -2.016 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.153      ; 3.205      ;
; -1.850 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 2.886      ;
; -1.850 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 2.886      ;
; -1.850 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 2.886      ;
; -1.850 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 2.886      ;
; -1.728 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.356      ; 3.120      ;
; -1.728 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.356      ; 3.120      ;
; -1.728 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.356      ; 3.120      ;
; -1.728 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.356      ; 3.120      ;
; -1.586 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.500        ; 2.989      ; 5.111      ;
; -1.586 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.500        ; 2.989      ; 5.111      ;
; -1.586 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.500        ; 2.989      ; 5.111      ;
; -1.586 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.500        ; 2.989      ; 5.111      ;
; -1.418 ; debounce:inst3|SHIFT_PB[0]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -1.359     ; 1.095      ;
; -1.395 ; debounce:inst3|SHIFT_PB[2]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -1.359     ; 1.072      ;
; -1.380 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.357      ; 2.773      ;
; -1.380 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.357      ; 2.773      ;
; -1.380 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.357      ; 2.773      ;
; -1.380 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.357      ; 2.773      ;
; -1.217 ; debounce:inst3|SHIFT_PB[1]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -1.359     ; 0.894      ;
; -1.115 ; debounce:inst3|SHIFT_PB[3]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -1.359     ; 0.792      ;
; -1.086 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 2.989      ; 5.111      ;
; -1.086 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 2.989      ; 5.111      ;
; -1.086 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 2.989      ; 5.111      ;
; -1.086 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 2.989      ; 5.111      ;
; -0.073 ; debounce:inst3|SHIFT_PB[2]                                                                     ; debounce:inst3|SHIFT_PB[1]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.109      ;
; 0.067  ; debounce:inst3|SHIFT_PB[1]                                                                     ; debounce:inst3|SHIFT_PB[0]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.969      ;
; 0.245  ; debounce:inst3|SHIFT_PB[3]                                                                     ; debounce:inst3|SHIFT_PB[2]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.791      ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100hz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.239 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.275      ;
; -0.054 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.090      ;
; -0.052 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.088      ;
; -0.017 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.053      ;
; 0.218  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.818      ;
; 0.223  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.223  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.226  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.810      ;
; 0.379  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.208 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.244      ;
; -0.051 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.087      ;
; -0.048 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.084      ;
; -0.017 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.053      ;
; 0.218  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.818      ;
; 0.218  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.818      ;
; 0.223  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.223  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.379  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.074 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.110      ;
; -0.073 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.109      ;
; -0.040 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.076      ;
; -0.010 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.046      ;
; 0.066  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.230  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.231  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.232  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.804      ;
; 0.379  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.071 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.107      ;
; -0.043 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.079      ;
; -0.042 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.078      ;
; -0.009 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.045      ;
; 0.229  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.807      ;
; 0.234  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.802      ;
; 0.237  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.238  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.379  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.063 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.099      ;
; -0.045 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.081      ;
; -0.043 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.079      ;
; -0.009 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.045      ;
; 0.054  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.982      ;
; 0.055  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.981      ;
; 0.232  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.804      ;
; 0.233  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.803      ;
; 0.379  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY0'                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.320 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 4.406      ; 0.852      ;
; -3.302 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 3.888      ; 0.852      ;
; -3.023 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 4.433      ; 1.176      ;
; -3.005 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 3.915      ; 1.176      ;
; -2.827 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 4.429      ; 1.368      ;
; -2.809 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 3.911      ; 1.368      ;
; -2.756 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 4.429      ; 1.439      ;
; -2.738 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 3.911      ; 1.439      ;
; -2.636 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 4.433      ; 1.563      ;
; -2.618 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 3.915      ; 1.563      ;
; -2.565 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 4.433      ; 1.634      ;
; -2.547 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 3.915      ; 1.634      ;
; -2.494 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 4.433      ; 1.705      ;
; -2.476 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 3.915      ; 1.705      ;
; -2.422 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 4.429      ; 1.773      ;
; -2.404 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 3.911      ; 1.773      ;
; -2.351 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 4.429      ; 1.844      ;
; -2.333 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 3.911      ; 1.844      ;
; -2.274 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 4.406      ; 1.898      ;
; -2.256 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 3.888      ; 1.898      ;
; -2.185 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 7.271      ; 5.352      ;
; -2.185 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 7.271      ; 5.352      ;
; -2.185 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 7.271      ; 5.352      ;
; -2.185 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 7.271      ; 5.352      ;
; -1.685 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 7.271      ; 5.352      ;
; -1.685 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 7.271      ; 5.352      ;
; -1.685 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 7.271      ; 5.352      ;
; -1.685 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 7.271      ; 5.352      ;
; -1.667 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 6.753      ; 5.352      ;
; -1.667 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 6.753      ; 5.352      ;
; -1.667 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 6.753      ; 5.352      ;
; -1.667 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 6.753      ; 5.352      ;
; -1.167 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 6.753      ; 5.352      ;
; -1.167 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 6.753      ; 5.352      ;
; -1.167 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 6.753      ; 5.352      ;
; -1.167 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 6.753      ; 5.352      ;
; -1.072 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 4.429      ; 3.123      ;
; -1.072 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 4.429      ; 3.123      ;
; -1.072 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 4.429      ; 3.123      ;
; -1.054 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 3.911      ; 3.123      ;
; -1.054 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 3.911      ; 3.123      ;
; -1.054 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 3.911      ; 3.123      ;
; -0.979 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 4.429      ; 3.216      ;
; -0.961 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 3.911      ; 3.216      ;
; -0.902 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 4.406      ; 3.270      ;
; -0.902 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 4.406      ; 3.270      ;
; -0.884 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 3.888      ; 3.270      ;
; -0.884 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 3.888      ; 3.270      ;
; 0.561  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.072      ;
; 0.599  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.110      ;
; 0.600  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.111      ;
; 0.600  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.111      ;
; 0.605  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.072      ;
; 0.623  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.072      ;
; 0.643  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.110      ;
; 0.644  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.111      ;
; 0.644  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.111      ;
; 0.661  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.110      ;
; 0.662  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.111      ;
; 0.662  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.111      ;
; 0.944  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.455      ;
; 0.985  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.496      ;
; 0.986  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.497      ;
; 0.988  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.455      ;
; 1.006  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.455      ;
; 1.015  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.526      ;
; 1.029  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.496      ;
; 1.030  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.497      ;
; 1.047  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.496      ;
; 1.048  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.497      ;
; 1.056  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.567      ;
; 1.059  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.526      ;
; 1.077  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.526      ;
; 1.100  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.567      ;
; 1.118  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.567      ;
; 1.127  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 1.638      ;
; 1.171  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 1.638      ;
; 1.189  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 1.638      ;
; 1.579  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.072      ;
; 1.617  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.110      ;
; 1.618  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.111      ;
; 1.618  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.111      ;
; 1.962  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.455      ;
; 2.003  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.496      ;
; 2.004  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.497      ;
; 2.033  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.526      ;
; 2.074  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.567      ;
; 2.145  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; -0.273     ; 1.638      ;
; 2.287  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 2.798      ;
; 2.287  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 2.798      ;
; 2.287  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 2.798      ;
; 2.331  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 2.798      ;
; 2.331  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 2.798      ;
; 2.331  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 0.701      ; 2.798      ;
; 2.349  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 2.798      ;
; 2.349  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 2.798      ;
; 2.349  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.183      ; 2.798      ;
; 2.358  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 2.869      ;
; 2.358  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 2.869      ;
; 2.387  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.245      ; 2.898      ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_48Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.539 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; 0.000        ; 2.680      ; 0.657      ;
; -2.039 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; -0.500       ; 2.680      ; 0.657      ;
; 0.030  ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 0.486      ; 0.782      ;
; 0.123  ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz   ; 0.000        ; 0.390      ; 0.779      ;
; 0.128  ; clk_div:inst|clock_10Hz_int           ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz   ; 0.000        ; 0.393      ; 0.787      ;
; 0.175  ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz   ; 0.000        ; 0.489      ; 0.930      ;
; 0.210  ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz   ; 0.000        ; 0.488      ; 0.964      ;
; 0.522  ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_10Hz               ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.788      ;
; 0.548  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.814      ;
; 0.550  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.816      ;
; 0.794  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.060      ;
; 0.796  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.062      ;
; 0.798  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.064      ;
; 0.806  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.073      ;
; 0.810  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.076      ;
; 0.812  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.078      ;
; 0.813  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.081      ;
; 0.815  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.081      ;
; 0.830  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.097      ;
; 0.844  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.110      ;
; 0.846  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.112      ;
; 0.853  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.119      ;
; 0.855  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.121      ;
; 0.859  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.125      ;
; 0.910  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; -0.006     ; 1.170      ;
; 0.977  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.243      ;
; 0.978  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.244      ;
; 1.009  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.275      ;
; 1.044  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.310      ;
; 1.179  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.445      ;
; 1.181  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.447      ;
; 1.189  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.455      ;
; 1.190  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.456      ;
; 1.193  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.459      ;
; 1.195  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.461      ;
; 1.196  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.462      ;
; 1.196  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.463      ;
; 1.216  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.482      ;
; 1.217  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.483      ;
; 1.230  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.496      ;
; 1.232  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.498      ;
; 1.239  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.505      ;
; 1.241  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.507      ;
; 1.250  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.516      ;
; 1.252  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.518      ;
; 1.260  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.526      ;
; 1.261  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.527      ;
; 1.264  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.530      ;
; 1.266  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.532      ;
; 1.267  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.533      ;
; 1.267  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.534      ;
; 1.269  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.535      ;
; 1.285  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.551      ;
; 1.287  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.553      ;
; 1.288  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.554      ;
; 1.301  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.567      ;
; 1.303  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.569      ;
; 1.312  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.578      ;
; 1.321  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.587      ;
; 1.323  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.589      ;
; 1.331  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.597      ;
; 1.332  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.598      ;
; 1.332  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.598      ;
; 1.335  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.601      ;
; 1.337  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.603      ;
; 1.338  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.604      ;
; 1.340  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.606      ;
; 1.355  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.356  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.622      ;
; 1.358  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.624      ;
; 1.359  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.625      ;
; 1.360  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.626      ;
; 1.361  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.627      ;
; 1.372  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.638      ;
; 1.376  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.642      ;
; 1.383  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.649      ;
; 1.391  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.657      ;
; 1.392  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.658      ;
; 1.394  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.660      ;
; 1.402  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.668      ;
; 1.403  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.669      ;
; 1.408  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.674      ;
; 1.409  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.675      ;
; 1.411  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.677      ;
; 1.429  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.695      ;
; 1.430  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.696      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10Hz'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                    ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.209 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.356      ; 0.831      ;
; 0.525 ; debounce:inst3|SHIFT_PB[3]                                                                     ; debounce:inst3|SHIFT_PB[2]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.791      ;
; 0.553 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.357      ; 1.176      ;
; 0.615 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.149      ; 1.030      ;
; 0.703 ; debounce:inst3|SHIFT_PB[1]                                                                     ; debounce:inst3|SHIFT_PB[0]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.969      ;
; 0.804 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.153      ; 1.223      ;
; 0.804 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.070      ;
; 0.809 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.075      ;
; 0.841 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; debounce:inst3|SHIFT_PB[2]                                                                     ; debounce:inst3|SHIFT_PB[1]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.109      ;
; 0.934 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.356      ; 1.556      ;
; 1.005 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.356      ; 1.627      ;
; 1.155 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 2.989      ; 4.410      ;
; 1.155 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 2.989      ; 4.410      ;
; 1.155 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 2.989      ; 4.410      ;
; 1.155 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 2.989      ; 4.410      ;
; 1.191 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.457      ;
; 1.196 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.462      ;
; 1.227 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.493      ;
; 1.262 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.528      ;
; 1.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.564      ;
; 1.333 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.599      ;
; 1.348 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.149      ; 1.763      ;
; 1.359 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.153      ; 1.778      ;
; 1.430 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.153      ; 1.849      ;
; 1.501 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.153      ; 1.920      ;
; 1.655 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; -0.500       ; 2.989      ; 4.410      ;
; 1.655 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; -0.500       ; 2.989      ; 4.410      ;
; 1.655 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; -0.500       ; 2.989      ; 4.410      ;
; 1.655 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; -0.500       ; 2.989      ; 4.410      ;
; 1.823 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.357      ; 2.446      ;
; 1.823 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.357      ; 2.446      ;
; 1.823 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.357      ; 2.446      ;
; 1.885 ; debounce:inst3|SHIFT_PB[3]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -1.359     ; 0.792      ;
; 1.987 ; debounce:inst3|SHIFT_PB[1]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -1.359     ; 0.894      ;
; 2.165 ; debounce:inst3|SHIFT_PB[2]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -1.359     ; 1.072      ;
; 2.188 ; debounce:inst3|SHIFT_PB[0]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -1.359     ; 1.095      ;
; 2.290 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.356      ; 2.912      ;
; 2.442 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 2.708      ;
; 2.442 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 2.708      ;
; 2.442 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 2.708      ;
; 2.481 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 2.747      ;
; 2.481 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 2.747      ;
; 2.583 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 2.849      ;
; 2.633 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.149      ; 3.048      ;
; 2.633 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.149      ; 3.048      ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.789      ;
; 0.529 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.798      ;
; 0.575 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.841      ;
; 0.653 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.919      ;
; 0.655 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.921      ;
; 0.664 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 0.959      ;
; 0.668 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.934      ;
; 0.676 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.942      ;
; 0.735 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.001      ;
; 0.743 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.009      ;
; 0.749 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.015      ;
; 0.757 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.023      ;
; 0.763 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.029      ;
; 0.773 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.039      ;
; 0.796 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.062      ;
; 0.819 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.085      ;
; 0.821 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.087      ;
; 0.844 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.110      ;
; 0.848 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.114      ;
; 0.850 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.116      ;
; 0.855 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.121      ;
; 0.867 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.133      ;
; 0.868 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.134      ;
; 0.902 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.168      ;
; 0.910 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.176      ;
; 0.921 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.187      ;
; 0.924 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.190      ;
; 0.933 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.199      ;
; 0.935 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.201      ;
; 0.935 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.201      ;
; 0.936 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.202      ;
; 0.936 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.202      ;
; 0.937 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.203      ;
; 0.960 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.003     ; 1.223      ;
; 1.017 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.283      ;
; 1.027 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.293      ;
; 1.028 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.265      ;
; 1.029 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.295      ;
; 1.035 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.301      ;
; 1.036 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.302      ;
; 1.059 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.325      ;
; 1.060 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.326      ;
; 1.104 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.341      ;
; 1.118 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 1.383      ;
; 1.119 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 1.384      ;
; 1.126 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.392      ;
; 1.132 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.398      ;
; 1.135 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.372      ;
; 1.190 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.456      ;
; 1.220 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.002     ; 1.484      ;
; 1.228 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.494      ;
; 1.231 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.497      ;
; 1.257 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.002     ; 1.521      ;
; 1.258 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.495      ;
; 1.287 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.002     ; 1.551      ;
; 1.290 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.556      ;
; 1.294 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.560      ;
; 1.295 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.533      ;
; 1.296 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.562      ;
; 1.297 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.563      ;
; 1.297 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.563      ;
; 1.301 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.538      ;
; 1.318 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.555      ;
; 1.347 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.584      ;
; 1.349 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.586      ;
; 1.366 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.028      ; 1.660      ;
; 1.366 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.028      ; 1.660      ;
; 1.367 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.633      ;
; 1.368 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.634      ;
; 1.383 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.649      ;
; 1.410 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.676      ;
; 1.438 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.704      ;
; 1.445 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.711      ;
; 1.464 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.730      ;
; 1.470 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.736      ;
; 1.473 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.739      ;
; 1.476 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.742      ;
; 1.509 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.775      ;
; 1.513 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.779      ;
; 1.529 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.795      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.538 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.704 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.780 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.046      ;
; 0.810 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.076      ;
; 0.843 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.109      ;
; 0.844 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.110      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100hz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.544 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.810      ;
; 0.547 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.552 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.818      ;
; 0.787 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.053      ;
; 0.822 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.088      ;
; 0.824 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.090      ;
; 1.009 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.275      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.537 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.804      ;
; 0.715 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.981      ;
; 0.716 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.982      ;
; 0.779 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.045      ;
; 0.813 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.079      ;
; 0.815 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.081      ;
; 0.833 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.099      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.547 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.552 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.818      ;
; 0.552 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.818      ;
; 0.787 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.053      ;
; 0.818 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.084      ;
; 0.821 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.087      ;
; 0.978 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.244      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.532 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.536 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.802      ;
; 0.541 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.807      ;
; 0.779 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.045      ;
; 0.812 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.079      ;
; 0.841 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.107      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_div:inst|clock_10Hz'                                                                                                                                                    ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; -0.104 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.989      ; 3.629      ;
; -0.104 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.989      ; 3.629      ;
; -0.104 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.989      ; 3.629      ;
; -0.104 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 2.989      ; 3.629      ;
; 0.396  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.989      ; 3.629      ;
; 0.396  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.989      ; 3.629      ;
; 0.396  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.989      ; 3.629      ;
; 0.396  ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 2.989      ; 3.629      ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'KEY0'                                                                                                                                                          ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.558 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 6.570      ; 6.548      ;
; 0.558 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 6.570      ; 6.548      ;
; 0.558 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 6.570      ; 6.548      ;
; 0.558 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 6.570      ; 6.548      ;
; 1.014 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 7.026      ; 6.548      ;
; 1.014 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 7.026      ; 6.548      ;
; 1.014 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 7.026      ; 6.548      ;
; 1.014 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 7.026      ; 6.548      ;
; 1.058 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 6.570      ; 6.548      ;
; 1.058 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 6.570      ; 6.548      ;
; 1.058 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 6.570      ; 6.548      ;
; 1.058 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 6.570      ; 6.548      ;
; 1.514 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 7.026      ; 6.548      ;
; 1.514 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 7.026      ; 6.548      ;
; 1.514 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 7.026      ; 6.548      ;
; 1.514 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 7.026      ; 6.548      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'KEY0'                                                                                                                                                            ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.989 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 7.271      ; 6.548      ;
; -0.989 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 7.271      ; 6.548      ;
; -0.989 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 7.271      ; 6.548      ;
; -0.989 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 7.271      ; 6.548      ;
; -0.489 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 7.271      ; 6.548      ;
; -0.489 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 7.271      ; 6.548      ;
; -0.489 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 7.271      ; 6.548      ;
; -0.489 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 7.271      ; 6.548      ;
; -0.471 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 6.753      ; 6.548      ;
; -0.471 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 6.753      ; 6.548      ;
; -0.471 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 6.753      ; 6.548      ;
; -0.471 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 6.753      ; 6.548      ;
; 0.029  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 6.753      ; 6.548      ;
; 0.029  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 6.753      ; 6.548      ;
; 0.029  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 6.753      ; 6.548      ;
; 0.029  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 6.753      ; 6.548      ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_div:inst|clock_10Hz'                                                                                                                                                    ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.374 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.989      ; 3.629      ;
; 0.374 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.989      ; 3.629      ;
; 0.374 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.989      ; 3.629      ;
; 0.374 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 2.989      ; 3.629      ;
; 0.874 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.989      ; 3.629      ;
; 0.874 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.989      ; 3.629      ;
; 0.874 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.989      ; 3.629      ;
; 0.874 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 2.989      ; 3.629      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_48Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_48Mhz ; Rise       ; CLK_48Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY0'                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY0  ; Rise       ; KEY0                                                                                           ;
; -0.745 ; 0.255        ; 1.000          ; High Pulse Width ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ;
; -0.745 ; 0.255        ; 1.000          ; Low Pulse Width  ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ;
; -0.745 ; 0.255        ; 1.000          ; High Pulse Width ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ;
; -0.745 ; 0.255        ; 1.000          ; Low Pulse Width  ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ;
; -0.745 ; 0.255        ; 1.000          ; High Pulse Width ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ;
; -0.745 ; 0.255        ; 1.000          ; Low Pulse Width  ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ;
; -0.745 ; 0.255        ; 1.000          ; High Pulse Width ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ;
; -0.745 ; 0.255        ; 1.000          ; Low Pulse Width  ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ;
; -0.683 ; 0.317        ; 1.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ;
; -0.683 ; 0.317        ; 1.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ;
; -0.683 ; 0.317        ; 1.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ;
; -0.683 ; 0.317        ; 1.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ;
; -0.683 ; 0.317        ; 1.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ;
; -0.683 ; 0.317        ; 1.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ;
; -0.683 ; 0.317        ; 1.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ;
; -0.683 ; 0.317        ; 1.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|combout                                 ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|combout                                 ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|datac                                   ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|datac                                   ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|combout                               ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|combout                               ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                        ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                          ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                          ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|combout                                 ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|combout                                 ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                        ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                        ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                          ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                          ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; KEY0|combout                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; KEY0|combout                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|dataa                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|dataa                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|datab                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|datab                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|datac                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|datac                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|datad                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|datad                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7|datad                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7|datad                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1|datac                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1|datac                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3|datad                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3|datad                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5|datac                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5|datac                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[1]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[1]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[2]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[2]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|pb_debounced                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|pb_debounced                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[0]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[0]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[1]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[1]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[2]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[2]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[3]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[3]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|pb_debounced|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|pb_debounced|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|outclk                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 5.825  ; 5.825  ; Rise       ; CLK_48Mhz                   ;
; KEY0      ; KEY0                        ; -0.935 ; -0.935 ; Rise       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; 1.829  ; 1.829  ; Rise       ; KEY0                        ;
; SW2       ; KEY0                        ; -0.303 ; -0.303 ; Rise       ; KEY0                        ;
; data[*]   ; KEY0                        ; 6.569  ; 6.569  ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 1.947  ; 1.947  ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 1.950  ; 1.950  ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 1.486  ; 1.486  ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 5.422  ; 5.422  ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 5.534  ; 5.534  ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 6.569  ; 6.569  ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 5.733  ; 5.733  ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 5.499  ; 5.499  ; Rise       ; KEY0                        ;
; KEY0      ; KEY0                        ; -1.391 ; -1.391 ; Fall       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; 1.373  ; 1.373  ; Fall       ; KEY0                        ;
; SW2       ; KEY0                        ; -0.759 ; -0.759 ; Fall       ; KEY0                        ;
; data[*]   ; KEY0                        ; 3.214  ; 3.214  ; Fall       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 3.013  ; 3.013  ; Fall       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 3.011  ; 3.011  ; Fall       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 3.027  ; 3.027  ; Fall       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 3.214  ; 3.214  ; Fall       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 3.743  ; 3.743  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 7.664  ; 7.664  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 8.552  ; 8.552  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 4.127  ; 4.127  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 4.330  ; 4.330  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 3.994  ; 3.994  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 7.746  ; 7.746  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 8.098  ; 8.098  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 8.280  ; 8.280  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 8.347  ; 8.347  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 8.552  ; 8.552  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0      ; clk_div:inst|clock_10Hz     ; 2.086  ; 2.086  ; Rise       ; clk_div:inst|clock_10Hz     ;
; KEY3_ACLR ; clk_div:inst|clock_10Hz     ; 6.379  ; 6.379  ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; -0.604 ; -0.604 ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; 3.144  ; 3.144  ; Rise       ; clk_div:inst|clock_10Hz     ;
; data[*]   ; clk_div:inst|clock_10Hz     ; 5.935  ; 5.935  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[0]  ; clk_div:inst|clock_10Hz     ; 2.007  ; 2.007  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[1]  ; clk_div:inst|clock_10Hz     ; 2.855  ; 2.855  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[2]  ; clk_div:inst|clock_10Hz     ; 2.436  ; 2.436  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[3]  ; clk_div:inst|clock_10Hz     ; 5.935  ; 5.935  ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -4.420 ; -4.420 ; Rise       ; CLK_48Mhz                   ;
; KEY0      ; KEY0                        ; 1.667  ; 1.667  ; Rise       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; -1.416 ; -1.416 ; Rise       ; KEY0                        ;
; SW2       ; KEY0                        ; 3.241  ; 3.241  ; Rise       ; KEY0                        ;
; data[*]   ; KEY0                        ; -0.591 ; -0.591 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.904 ; -0.904 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -1.065 ; -1.065 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.591 ; -0.591 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -4.555 ; -4.555 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -3.056 ; -3.056 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -3.054 ; -3.054 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -3.070 ; -3.070 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -3.257 ; -3.257 ; Rise       ; KEY0                        ;
; KEY0      ; KEY0                        ; 2.185  ; 2.185  ; Fall       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; -0.898 ; -0.898 ; Fall       ; KEY0                        ;
; SW2       ; KEY0                        ; 3.759  ; 3.759  ; Fall       ; KEY0                        ;
; data[*]   ; KEY0                        ; -2.536 ; -2.536 ; Fall       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -2.538 ; -2.538 ; Fall       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -2.536 ; -2.536 ; Fall       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -2.552 ; -2.552 ; Fall       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -2.739 ; -2.739 ; Fall       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -2.559 ; -2.559 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -5.088 ; -5.088 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -3.199 ; -3.199 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -3.466 ; -3.466 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -3.404 ; -3.404 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -3.199 ; -3.199 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -6.926 ; -6.926 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -7.437 ; -7.437 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -7.354 ; -7.354 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -7.552 ; -7.552 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -7.732 ; -7.732 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0      ; clk_div:inst|clock_10Hz     ; -1.155 ; -1.155 ; Rise       ; clk_div:inst|clock_10Hz     ;
; KEY3_ACLR ; clk_div:inst|clock_10Hz     ; -6.149 ; -6.149 ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; 0.834  ; 0.834  ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; -0.854 ; -0.854 ; Rise       ; clk_div:inst|clock_10Hz     ;
; data[*]   ; clk_div:inst|clock_10Hz     ; -1.777 ; -1.777 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[0]  ; clk_div:inst|clock_10Hz     ; -1.777 ; -1.777 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[1]  ; clk_div:inst|clock_10Hz     ; -2.625 ; -2.625 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[2]  ; clk_div:inst|clock_10Hz     ; -2.206 ; -2.206 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[3]  ; clk_div:inst|clock_10Hz     ; -5.705 ; -5.705 ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.229 ; 8.229 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.762 ; 7.762 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.280 ; 7.280 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.067 ; 8.067 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.229 ; 8.229 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.717 ; 7.717 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.834 ; 7.834 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.278 ; 7.278 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.860 ; 7.860 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 7.535 ; 7.535 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 7.502 ; 7.502 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 7.437 ; 7.437 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.278 ; 7.278 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.762 ; 7.762 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.280 ; 7.280 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.067 ; 8.067 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.229 ; 8.229 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.717 ; 7.717 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.834 ; 7.834 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.278 ; 7.278 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.860 ; 7.860 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 7.535 ; 7.535 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 7.502 ; 7.502 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 7.437 ; 7.437 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.102 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.399 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.399 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.394 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.394 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.374 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.384 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.394 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.102 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.102 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.399 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.399 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.394 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.394 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.374 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.384 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.394 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.102 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.102     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.399     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.399     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.394     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.394     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.374     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.384     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.394     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.102     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.102     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.399     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.399     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.394     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.394     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.374     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.384     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.394     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.102     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+--------------------------------------------------------+
; Fast Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -3.535 ; -25.041       ;
; KEY0                          ; -1.304 ; -5.216        ;
; CLK_48Mhz                     ; -0.711 ; -12.962       ;
; clk_div:inst|clock_10Hz       ; -0.589 ; -2.725        ;
; clk_div:inst|clock_100hz_reg  ; 0.432  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.439  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.502  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.504  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.510  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; KEY0                          ; -1.793 ; -6.740        ;
; CLK_48Mhz                     ; -1.584 ; -1.694        ;
; clk_div:inst|clock_10Hz       ; 0.062  ; 0.000         ;
; LCD_Display:inst1|CLK_400HZ   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100hz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Recovery Summary                     ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; clk_div:inst|clock_10Hz ; 0.137 ; 0.000         ;
; KEY0                    ; 0.638 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Removal Summary                       ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; KEY0                    ; -0.541 ; -2.164        ;
; clk_div:inst|clock_10Hz ; 0.243  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.380 ; -37.380       ;
; KEY0                          ; -1.222 ; -10.542       ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; clk_div:inst|clock_10Hz       ; -0.500 ; -9.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.535 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.679      ;
; -3.533 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.677      ;
; -3.533 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.677      ;
; -3.531 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.675      ;
; -3.494 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.638      ;
; -3.494 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.638      ;
; -3.463 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.607      ;
; -3.448 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.592      ;
; -3.446 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.590      ;
; -3.444 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.588      ;
; -3.444 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.588      ;
; -3.442 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.586      ;
; -3.434 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.578      ;
; -3.433 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.577      ;
; -3.433 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.577      ;
; -3.431 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.575      ;
; -3.417 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.561      ;
; -3.386 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.530      ;
; -3.385 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.529      ;
; -3.362 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.506      ;
; -3.345 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.489      ;
; -3.344 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.488      ;
; -3.339 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.483      ;
; -3.273 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.417      ;
; -3.262 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; -2.388     ; 1.406      ;
; -2.824 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.679      ;
; -2.822 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.677      ;
; -2.822 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.677      ;
; -2.820 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.675      ;
; -2.783 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.638      ;
; -2.783 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.638      ;
; -2.752 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.607      ;
; -2.737 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.592      ;
; -2.735 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.590      ;
; -2.733 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.588      ;
; -2.733 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.588      ;
; -2.731 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.586      ;
; -2.723 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.578      ;
; -2.722 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.577      ;
; -2.722 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.577      ;
; -2.720 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.575      ;
; -2.706 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.561      ;
; -2.675 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.530      ;
; -2.674 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.529      ;
; -2.651 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.506      ;
; -2.634 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.489      ;
; -2.633 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.488      ;
; -2.628 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.483      ;
; -2.562 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.417      ;
; -2.551 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -2.177     ; 1.406      ;
; -1.085 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.949      ;
; -1.048 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 2.078      ;
; -1.037 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.901      ;
; -1.034 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.898      ;
; -1.028 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.892      ;
; -1.019 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.107     ; 1.944      ;
; -0.996 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.860      ;
; -0.995 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.859      ;
; -0.987 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 2.017      ;
; -0.987 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 2.017      ;
; -0.985 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 2.015      ;
; -0.982 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.846      ;
; -0.980 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.844      ;
; -0.976 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 2.006      ;
; -0.971 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.107     ; 1.896      ;
; -0.967 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.831      ;
; -0.967 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.831      ;
; -0.965 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.829      ;
; -0.962 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.826      ;
; -0.960 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.990      ;
; -0.956 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.364      ; 2.852      ;
; -0.956 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.364      ; 2.852      ;
; -0.954 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.364      ; 2.850      ;
; -0.946 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.117     ; 1.861      ;
; -0.943 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.807      ;
; -0.943 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.807      ;
; -0.941 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.971      ;
; -0.941 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.805      ;
; -0.930 ; LCD_Display:inst1|CHAR_COUNT[1]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.960      ;
; -0.930 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.107     ; 1.855      ;
; -0.929 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.107     ; 1.854      ;
; -0.927 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.364      ; 2.823      ;
; -0.916 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.780      ;
; -0.899 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.929      ;
; -0.899 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.929      ;
; -0.897 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.927      ;
; -0.889 ; KEY0                                                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.364      ; 2.785      ;
; -0.888 ; LCD_Display:inst1|CHAR_COUNT[3]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.918      ;
; -0.880 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.910      ;
; -0.880 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.910      ;
; -0.878 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.908      ;
; -0.878 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.742      ;
; -0.878 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.742      ;
; -0.876 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_10Hz     ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.168     ; 1.740      ;
; -0.874 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.117     ; 1.789      ;
; -0.869 ; LCD_Display:inst1|CHAR_COUNT[2]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.899      ;
; -0.855 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.117     ; 1.770      ;
; -0.855 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.117     ; 1.770      ;
; -0.853 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.117     ; 1.768      ;
; -0.843 ; LCD_Display:inst1|CHAR_COUNT[4]                                                                ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.002     ; 1.873      ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY0'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.304 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.553      ;
; -1.304 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.553      ;
; -1.304 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.553      ;
; -1.304 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.553      ;
; -1.288 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.537      ;
; -1.288 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.537      ;
; -1.288 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.537      ;
; -1.288 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.537      ;
; -1.240 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.489      ;
; -1.240 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.489      ;
; -1.240 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.489      ;
; -1.240 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.489      ;
; -1.201 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.450      ;
; -1.201 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.450      ;
; -1.201 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.450      ;
; -1.201 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; -0.283     ; 1.450      ;
; -0.903 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.553      ;
; -0.903 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.553      ;
; -0.903 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.553      ;
; -0.903 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.553      ;
; -0.887 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.537      ;
; -0.887 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.537      ;
; -0.887 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.537      ;
; -0.887 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.537      ;
; -0.839 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.489      ;
; -0.839 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.489      ;
; -0.839 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.489      ;
; -0.839 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.489      ;
; -0.800 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.450      ;
; -0.800 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.450      ;
; -0.800 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.450      ;
; -0.800 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 0.118      ; 1.450      ;
; -0.614 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.553      ;
; -0.614 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.553      ;
; -0.614 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.553      ;
; -0.614 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.553      ;
; -0.598 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.537      ;
; -0.598 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.537      ;
; -0.598 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.537      ;
; -0.598 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.537      ;
; -0.593 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.553      ;
; -0.593 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.553      ;
; -0.593 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.553      ;
; -0.593 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.553      ;
; -0.577 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.537      ;
; -0.577 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.537      ;
; -0.577 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.537      ;
; -0.577 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.537      ;
; -0.550 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.489      ;
; -0.550 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.489      ;
; -0.550 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.489      ;
; -0.550 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.489      ;
; -0.529 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.489      ;
; -0.529 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.489      ;
; -0.529 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.489      ;
; -0.529 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.489      ;
; -0.511 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.450      ;
; -0.511 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.450      ;
; -0.511 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.450      ;
; -0.511 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.093     ; 1.450      ;
; -0.490 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.450      ;
; -0.490 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.450      ;
; -0.490 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.450      ;
; -0.490 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; -0.072     ; 1.450      ;
; 0.817  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 2.188      ; 1.903      ;
; 0.817  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 2.188      ; 1.903      ;
; 0.817  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 2.188      ; 1.903      ;
; 0.817  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 2.188      ; 1.903      ;
; 0.975  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 2.178      ; 1.735      ;
; 0.975  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 2.178      ; 1.735      ;
; 0.975  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 2.178      ; 1.735      ;
; 0.975  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 2.178      ; 1.735      ;
; 1.127  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 1.998      ; 1.903      ;
; 1.127  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 1.998      ; 1.903      ;
; 1.127  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 1.998      ; 1.903      ;
; 1.127  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 1.998      ; 1.903      ;
; 1.210  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 2.164      ; 1.486      ;
; 1.210  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 2.164      ; 1.486      ;
; 1.210  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 2.164      ; 1.486      ;
; 1.210  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 2.164      ; 1.486      ;
; 1.219  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 3.469      ; 2.782      ;
; 1.219  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 3.469      ; 2.782      ;
; 1.219  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 3.469      ; 2.782      ;
; 1.219  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 3.469      ; 2.782      ;
; 1.285  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 1.988      ; 1.735      ;
; 1.285  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 1.988      ; 1.735      ;
; 1.285  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 1.988      ; 1.735      ;
; 1.285  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 1.988      ; 1.735      ;
; 1.297  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 2.185      ; 1.420      ;
; 1.297  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 2.185      ; 1.420      ;
; 1.297  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 2.185      ; 1.420      ;
; 1.297  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 2.185      ; 1.420      ;
; 1.409  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 3.659      ; 2.782      ;
; 1.409  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 3.659      ; 2.782      ;
; 1.409  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 3.659      ; 2.782      ;
; 1.409  ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 3.659      ; 2.782      ;
; 1.520  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 1.974      ; 1.486      ;
; 1.520  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 1.974      ; 1.486      ;
; 1.520  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 1.974      ; 1.486      ;
; 1.520  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 1.974      ; 1.486      ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_48Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.711 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.743      ;
; -0.711 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.743      ;
; -0.670 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.703      ;
; -0.670 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.703      ;
; -0.670 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.703      ;
; -0.670 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.703      ;
; -0.670 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.703      ;
; -0.670 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.703      ;
; -0.670 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.703      ;
; -0.670 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.703      ;
; -0.653 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.685      ;
; -0.653 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.685      ;
; -0.653 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.685      ;
; -0.653 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.685      ;
; -0.653 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.685      ;
; -0.653 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.685      ;
; -0.653 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.685      ;
; -0.653 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.685      ;
; -0.640 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.672      ;
; -0.629 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.661      ;
; -0.629 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.661      ;
; -0.629 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.661      ;
; -0.629 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.661      ;
; -0.629 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.661      ;
; -0.629 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.661      ;
; -0.629 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.661      ;
; -0.629 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.661      ;
; -0.603 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.635      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.622      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.622      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.622      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.622      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.622      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.622      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.622      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.622      ;
; -0.582 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.614      ;
; -0.582 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.614      ;
; -0.582 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.614      ;
; -0.582 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.614      ;
; -0.582 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.614      ;
; -0.582 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.614      ;
; -0.582 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.614      ;
; -0.582 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.614      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.564      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.529 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.001     ; 1.560      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.544      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.544      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.544      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.544      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.544      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.544      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.544      ;
; -0.511 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.001      ; 1.544      ;
; -0.488 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.520      ;
; -0.488 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.520      ;
; -0.488 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.520      ;
; -0.488 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.520      ;
; -0.488 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.520      ;
; -0.488 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.520      ;
; -0.488 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.520      ;
; -0.488 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.520      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10Hz'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                    ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.589 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.621      ;
; -0.589 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.621      ;
; -0.589 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.621      ;
; -0.589 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.621      ;
; -0.547 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.579      ;
; -0.547 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.579      ;
; -0.547 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.579      ;
; -0.547 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.579      ;
; -0.420 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.500        ; 1.532      ; 2.484      ;
; -0.420 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.500        ; 1.532      ; 2.484      ;
; -0.420 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.500        ; 1.532      ; 2.484      ;
; -0.420 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.500        ; 1.532      ; 2.484      ;
; -0.399 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.431      ;
; -0.399 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.431      ;
; -0.399 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.431      ;
; -0.399 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.431      ;
; -0.369 ; debounce:inst3|SHIFT_PB[0]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -0.881     ; 0.520      ;
; -0.362 ; debounce:inst3|SHIFT_PB[2]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -0.881     ; 0.513      ;
; -0.340 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.061      ; 1.433      ;
; -0.340 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.061      ; 1.433      ;
; -0.340 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.061      ; 1.433      ;
; -0.340 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.061      ; 1.433      ;
; -0.316 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.064      ; 1.412      ;
; -0.316 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.064      ; 1.412      ;
; -0.316 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.064      ; 1.412      ;
; -0.316 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.064      ; 1.412      ;
; -0.306 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.338      ;
; -0.306 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.338      ;
; -0.306 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.338      ;
; -0.306 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 1.338      ;
; -0.293 ; debounce:inst3|SHIFT_PB[1]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -0.881     ; 0.444      ;
; -0.245 ; debounce:inst3|SHIFT_PB[3]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; -0.881     ; 0.396      ;
; -0.175 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.178      ; 1.385      ;
; -0.175 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.178      ; 1.385      ;
; -0.175 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.178      ; 1.385      ;
; -0.175 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.178      ; 1.385      ;
; -0.006 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.177      ; 1.215      ;
; -0.006 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.177      ; 1.215      ;
; -0.006 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.177      ; 1.215      ;
; -0.006 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 0.177      ; 1.215      ;
; 0.080  ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 1.532      ; 2.484      ;
; 0.080  ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 1.532      ; 2.484      ;
; 0.080  ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 1.532      ; 2.484      ;
; 0.080  ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 1.000        ; 1.532      ; 2.484      ;
; 0.475  ; debounce:inst3|SHIFT_PB[2]                                                                     ; debounce:inst3|SHIFT_PB[1]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.557      ;
; 0.560  ; debounce:inst3|SHIFT_PB[1]                                                                     ; debounce:inst3|SHIFT_PB[0]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.472      ;
; 0.637  ; debounce:inst3|SHIFT_PB[3]                                                                     ; debounce:inst3|SHIFT_PB[2]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 1.000        ; 0.000      ; 0.395      ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100hz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.432 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.600      ;
; 0.506 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.625 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.627 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.665 ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                          ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.439 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.593      ;
; 0.508 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.624 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.624 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.625 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.665 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                            ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.502 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.530      ;
; 0.512 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.513 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.513 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.628 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.631 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.665 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.504 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.528      ;
; 0.506 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.512 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.513 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.561 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.629 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.630 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.665 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.510 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.521      ;
; 0.512 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.514 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.554 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.478      ;
; 0.554 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.478      ;
; 0.630 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.665 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY0'                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.793 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 2.046      ; 0.405      ;
; -1.720 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 2.070      ; 0.502      ;
; -1.623 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 2.060      ; 0.589      ;
; -1.604 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 2.067      ; 0.615      ;
; -1.582 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 2.070      ; 0.640      ;
; -1.547 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 2.070      ; 0.675      ;
; -1.512 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 2.070      ; 0.710      ;
; -1.504 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 2.257      ; 0.405      ;
; -1.483 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 2.060      ; 0.729      ;
; -1.448 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 2.060      ; 0.764      ;
; -1.431 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 2.281      ; 0.502      ;
; -1.410 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 2.046      ; 0.788      ;
; -1.334 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 2.271      ; 0.589      ;
; -1.315 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 2.278      ; 0.615      ;
; -1.307 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 3.752      ; 2.597      ;
; -1.307 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 3.752      ; 2.597      ;
; -1.307 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 3.752      ; 2.597      ;
; -1.307 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 3.752      ; 2.597      ;
; -1.293 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 2.281      ; 0.640      ;
; -1.258 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 2.281      ; 0.675      ;
; -1.223 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 2.281      ; 0.710      ;
; -1.194 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 2.271      ; 0.729      ;
; -1.159 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 2.271      ; 0.764      ;
; -1.121 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 2.257      ; 0.788      ;
; -1.096 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 3.541      ; 2.597      ;
; -1.096 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 3.541      ; 2.597      ;
; -1.096 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 3.541      ; 2.597      ;
; -1.096 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 3.541      ; 2.597      ;
; -0.852 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 2.067      ; 1.367      ;
; -0.852 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 2.067      ; 1.367      ;
; -0.852 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 2.067      ; 1.367      ;
; -0.807 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 3.752      ; 2.597      ;
; -0.807 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 3.752      ; 2.597      ;
; -0.807 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 3.752      ; 2.597      ;
; -0.807 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 3.752      ; 2.597      ;
; -0.799 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 2.060      ; 1.413      ;
; -0.761 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 2.046      ; 1.437      ;
; -0.761 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 2.046      ; 1.437      ;
; -0.596 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 3.541      ; 2.597      ;
; -0.596 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 3.541      ; 2.597      ;
; -0.596 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 3.541      ; 2.597      ;
; -0.596 ; KEY0                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 3.541      ; 2.597      ;
; -0.563 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 2.278      ; 1.367      ;
; -0.563 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 2.278      ; 1.367      ;
; -0.563 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 2.278      ; 1.367      ;
; -0.510 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 2.271      ; 1.413      ;
; -0.472 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 2.257      ; 1.437      ;
; -0.472 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 2.257      ; 1.437      ;
; 0.267  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.512      ;
; 0.284  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.529      ;
; 0.285  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.530      ;
; 0.285  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.530      ;
; 0.288  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.512      ;
; 0.305  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.529      ;
; 0.306  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.530      ;
; 0.306  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.530      ;
; 0.405  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.650      ;
; 0.424  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.669      ;
; 0.425  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.670      ;
; 0.426  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.650      ;
; 0.440  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.685      ;
; 0.445  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.669      ;
; 0.446  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.670      ;
; 0.459  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.704      ;
; 0.461  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.685      ;
; 0.480  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.704      ;
; 0.494  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 0.739      ;
; 0.515  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 0.739      ;
; 0.577  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.512      ;
; 0.594  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.529      ;
; 0.595  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.530      ;
; 0.595  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.530      ;
; 0.715  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.650      ;
; 0.734  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.669      ;
; 0.735  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.670      ;
; 0.750  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.685      ;
; 0.769  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.704      ;
; 0.804  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 0.283      ; 0.739      ;
; 0.978  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.512      ;
; 0.995  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.529      ;
; 0.996  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.530      ;
; 0.996  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.530      ;
; 1.039  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 1.284      ;
; 1.039  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 1.284      ;
; 1.039  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 1.284      ;
; 1.060  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 1.284      ;
; 1.060  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 1.284      ;
; 1.060  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 1.284      ;
; 1.074  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 1.319      ;
; 1.074  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 1.319      ;
; 1.089  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.093      ; 1.334      ;
; 1.095  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 1.319      ;
; 1.095  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 1.319      ;
; 1.110  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 0.072      ; 1.334      ;
; 1.116  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.650      ;
; 1.135  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.669      ;
; 1.136  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.670      ;
; 1.151  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.685      ;
; 1.170  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.704      ;
; 1.205  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; -0.118     ; 0.739      ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_48Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.584 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; 0.000        ; 1.658      ; 0.367      ;
; -1.084 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; -0.500       ; 1.658      ; 0.367      ;
; -0.051 ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 0.288      ; 0.389      ;
; -0.030 ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz   ; 0.000        ; 0.266      ; 0.388      ;
; -0.029 ; clk_div:inst|clock_10Hz_int           ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz   ; 0.000        ; 0.270      ; 0.393      ;
; 0.030  ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz   ; 0.000        ; 0.289      ; 0.471      ;
; 0.038  ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz   ; 0.000        ; 0.289      ; 0.479      ;
; 0.242  ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_10Hz               ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.394      ;
; 0.254  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.406      ;
; 0.257  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.409      ;
; 0.356  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.522      ;
; 0.377  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.530      ;
; 0.381  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.534      ;
; 0.385  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.537      ;
; 0.410  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; -0.003     ; 0.559      ;
; 0.435  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.587      ;
; 0.437  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.589      ;
; 0.448  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.600      ;
; 0.455  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.607      ;
; 0.495  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.650      ;
; 0.500  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.509  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.662      ;
; 0.517  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.670      ;
; 0.521  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.673      ;
; 0.522  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.674      ;
; 0.530  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.682      ;
; 0.531  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.685      ;
; 0.535  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.687      ;
; 0.537  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.689      ;
; 0.538  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.690      ;
; 0.538  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.690      ;
; 0.540  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.692      ;
; 0.544  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.696      ;
; 0.549  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.701      ;
; 0.552  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.705      ;
; 0.556  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.708      ;
; 0.559  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.711      ;
; 0.565  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.717      ;
; 0.566  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.722      ;
; 0.572  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.724      ;
; 0.573  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.725      ;
; 0.573  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.725      ;
; 0.573  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.725      ;
; 0.575  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.727      ;
; 0.579  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.731      ;
; 0.580  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.732      ;
; 0.582  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.734      ;
; 0.584  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.736      ;
; 0.587  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.739      ;
; 0.591  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.743      ;
; 0.594  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.746      ;
; 0.600  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.752      ;
; 0.601  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.753      ;
; 0.603  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.755      ;
; 0.604  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.756      ;
; 0.605  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.757      ;
; 0.607  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.759      ;
; 0.608  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.760      ;
; 0.610  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.762      ;
; 0.612  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.764      ;
; 0.614  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.766      ;
; 0.614  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.766      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10Hz'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                    ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.062 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.178      ; 0.392      ;
; 0.175 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.177      ; 0.504      ;
; 0.243 ; debounce:inst3|SHIFT_PB[3]                                                                     ; debounce:inst3|SHIFT_PB[2]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.395      ;
; 0.257 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.061      ; 0.470      ;
; 0.309 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.178      ; 0.639      ;
; 0.320 ; debounce:inst3|SHIFT_PB[1]                                                                     ; debounce:inst3|SHIFT_PB[0]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.472      ;
; 0.333 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.064      ; 0.549      ;
; 0.344 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.178      ; 0.674      ;
; 0.364 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.517      ;
; 0.376 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.528      ;
; 0.405 ; debounce:inst3|SHIFT_PB[2]                                                                     ; debounce:inst3|SHIFT_PB[1]                                                                 ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.557      ;
; 0.502 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.655      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.061      ; 0.724      ;
; 0.516 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 1.532      ; 2.201      ;
; 0.517 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 1.532      ; 2.201      ;
; 0.517 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 1.532      ; 2.201      ;
; 0.517 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 1.532      ; 2.201      ;
; 0.518 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.064      ; 0.734      ;
; 0.537 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.689      ;
; 0.551 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.064      ; 0.769      ;
; 0.572 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 0.724      ;
; 0.588 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.064      ; 0.804      ;
; 0.774 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.177      ; 1.103      ;
; 0.774 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.177      ; 1.103      ;
; 0.774 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.177      ; 1.103      ;
; 0.952 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.178      ; 1.282      ;
; 1.017 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; -0.500       ; 1.532      ; 2.201      ;
; 1.017 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; -0.500       ; 1.532      ; 2.201      ;
; 1.017 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0                    ; clk_div:inst|clock_10Hz ; -0.500       ; 1.532      ; 2.201      ;
; 1.017 ; KEY0                                                                                           ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0                    ; clk_div:inst|clock_10Hz ; -0.500       ; 1.532      ; 2.201      ;
; 1.089 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.241      ;
; 1.089 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.241      ;
; 1.089 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.241      ;
; 1.111 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.263      ;
; 1.111 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.263      ;
; 1.119 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.061      ; 1.332      ;
; 1.119 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0                    ; clk_div:inst|clock_10Hz ; 0.000        ; 0.061      ; 1.332      ;
; 1.125 ; debounce:inst3|SHIFT_PB[3]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -0.881     ; 0.396      ;
; 1.159 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; 0.000      ; 1.311      ;
; 1.173 ; debounce:inst3|SHIFT_PB[1]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -0.881     ; 0.444      ;
; 1.242 ; debounce:inst3|SHIFT_PB[2]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -0.881     ; 0.513      ;
; 1.249 ; debounce:inst3|SHIFT_PB[0]                                                                     ; debounce:inst3|pb_debounced                                                                ; clk_div:inst|clock_10Hz ; clk_div:inst|clock_10Hz ; 0.000        ; -0.881     ; 0.520      ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.398      ;
; 0.271 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.423      ;
; 0.303 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.025      ; 0.480      ;
; 0.314 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.466      ;
; 0.317 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.469      ;
; 0.327 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.479      ;
; 0.334 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.486      ;
; 0.341 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.493      ;
; 0.362 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.521      ;
; 0.374 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.530      ;
; 0.382 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.534      ;
; 0.387 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.542      ;
; 0.391 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.543      ;
; 0.414 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.566      ;
; 0.420 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.572      ;
; 0.423 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.575      ;
; 0.428 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.580      ;
; 0.430 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.582      ;
; 0.430 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.582      ;
; 0.430 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.582      ;
; 0.431 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.583      ;
; 0.432 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.584      ;
; 0.438 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.590      ;
; 0.440 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.003     ; 0.589      ;
; 0.466 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.619      ;
; 0.475 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.626      ;
; 0.477 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.628      ;
; 0.480 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.632      ;
; 0.483 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.634      ;
; 0.484 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.635      ;
; 0.485 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.636      ;
; 0.486 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.614      ;
; 0.497 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.649      ;
; 0.503 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.655      ;
; 0.506 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.002     ; 0.656      ;
; 0.506 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.002     ; 0.656      ;
; 0.524 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.025     ; 0.651      ;
; 0.526 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.025     ; 0.653      ;
; 0.534 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.686      ;
; 0.546 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.698      ;
; 0.549 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.701      ;
; 0.554 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.706      ;
; 0.571 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.722      ;
; 0.579 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.730      ;
; 0.583 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.736      ;
; 0.588 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.741      ;
; 0.588 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.741      ;
; 0.588 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.741      ;
; 0.589 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.741      ;
; 0.590 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.743      ;
; 0.590 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.743      ;
; 0.592 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.720      ;
; 0.596 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.025     ; 0.723      ;
; 0.598 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.749      ;
; 0.604 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.732      ;
; 0.606 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.758      ;
; 0.607 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.025     ; 0.734      ;
; 0.614 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.767      ;
; 0.617 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.022      ; 0.791      ;
; 0.618 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.022      ; 0.792      ;
; 0.622 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.750      ;
; 0.624 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.754      ;
; 0.627 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.779      ;
; 0.647 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.799      ;
; 0.659 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.811      ;
; 0.661 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.812      ;
; 0.664 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.815      ;
; 0.664 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.816      ;
; 0.667 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.818      ;
; 0.674 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.826      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.319 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.367 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.374 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.528      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100hz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.253 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.371 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.526      ;
; 0.448 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.600      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.249 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.326 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.478      ;
; 0.366 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.255 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.370 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.441 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.593      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.367 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.378 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.530      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_div:inst|clock_10Hz'                                                                                                                                                   ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.137 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.532      ; 1.927      ;
; 0.137 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.532      ; 1.927      ;
; 0.137 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.532      ; 1.927      ;
; 0.137 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.500        ; 1.532      ; 1.927      ;
; 0.637 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.532      ; 1.927      ;
; 0.637 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.532      ; 1.927      ;
; 0.637 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.532      ; 1.927      ;
; 0.637 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 1.000        ; 1.532      ; 1.927      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'KEY0'                                                                                                                                                          ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.638 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 3.469      ; 3.363      ;
; 0.638 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 3.469      ; 3.363      ;
; 0.638 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 3.469      ; 3.363      ;
; 0.638 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 3.469      ; 3.363      ;
; 0.828 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.500        ; 3.659      ; 3.363      ;
; 0.828 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.500        ; 3.659      ; 3.363      ;
; 0.828 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.500        ; 3.659      ; 3.363      ;
; 0.828 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.500        ; 3.659      ; 3.363      ;
; 1.138 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 3.469      ; 3.363      ;
; 1.138 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 3.469      ; 3.363      ;
; 1.138 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 3.469      ; 3.363      ;
; 1.138 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 3.469      ; 3.363      ;
; 1.328 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 1.000        ; 3.659      ; 3.363      ;
; 1.328 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 1.000        ; 3.659      ; 3.363      ;
; 1.328 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 1.000        ; 3.659      ; 3.363      ;
; 1.328 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 1.000        ; 3.659      ; 3.363      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'KEY0'                                                                                                                                                            ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.541 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 3.752      ; 3.363      ;
; -0.541 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 3.752      ; 3.363      ;
; -0.541 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 3.752      ; 3.363      ;
; -0.541 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 3.752      ; 3.363      ;
; -0.330 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; 0.000        ; 3.541      ; 3.363      ;
; -0.330 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; 0.000        ; 3.541      ; 3.363      ;
; -0.330 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; 0.000        ; 3.541      ; 3.363      ;
; -0.330 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; 0.000        ; 3.541      ; 3.363      ;
; -0.041 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 3.752      ; 3.363      ;
; -0.041 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 3.752      ; 3.363      ;
; -0.041 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 3.752      ; 3.363      ;
; -0.041 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 3.752      ; 3.363      ;
; 0.170  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; KEY0        ; -0.500       ; 3.541      ; 3.363      ;
; 0.170  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; KEY0        ; -0.500       ; 3.541      ; 3.363      ;
; 0.170  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; KEY0        ; -0.500       ; 3.541      ; 3.363      ;
; 0.170  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; KEY0        ; -0.500       ; 3.541      ; 3.363      ;
+--------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_div:inst|clock_10Hz'                                                                                                                                                    ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.243 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.532      ; 1.927      ;
; 0.243 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.532      ; 1.927      ;
; 0.243 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.532      ; 1.927      ;
; 0.243 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; 0.000        ; 1.532      ; 1.927      ;
; 0.743 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.532      ; 1.927      ;
; 0.743 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.532      ; 1.927      ;
; 0.743 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.532      ; 1.927      ;
; 0.743 ; KEY0      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_10Hz ; -0.500       ; 1.532      ; 1.927      ;
+-------+-----------+--------------------------------------------------------------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_48Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_48Mhz ; Rise       ; CLK_48Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY0'                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY0  ; Rise       ; KEY0                                                                                           ;
; -0.593 ; 0.407        ; 1.000          ; High Pulse Width ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ;
; -0.593 ; 0.407        ; 1.000          ; Low Pulse Width  ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ;
; -0.593 ; 0.407        ; 1.000          ; High Pulse Width ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ;
; -0.593 ; 0.407        ; 1.000          ; Low Pulse Width  ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ;
; -0.593 ; 0.407        ; 1.000          ; High Pulse Width ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ;
; -0.593 ; 0.407        ; 1.000          ; Low Pulse Width  ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ;
; -0.593 ; 0.407        ; 1.000          ; High Pulse Width ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ;
; -0.593 ; 0.407        ; 1.000          ; Low Pulse Width  ; KEY0  ; Fall       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ;
; -0.572 ; 0.428        ; 1.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ;
; -0.572 ; 0.428        ; 1.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0]     ;
; -0.572 ; 0.428        ; 1.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ;
; -0.572 ; 0.428        ; 1.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1]     ;
; -0.572 ; 0.428        ; 1.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ;
; -0.572 ; 0.428        ; 1.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2]     ;
; -0.572 ; 0.428        ; 1.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ;
; -0.572 ; 0.428        ; 1.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3]     ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|combout                                 ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|combout                                 ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|datac                                   ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|datac                                   ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|combout                               ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|combout                               ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                        ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                          ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                          ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY0  ; Fall       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|combout                                 ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|combout                                 ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                        ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                        ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                          ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                          ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; KEY0|combout                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; KEY0|combout                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|dataa                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|dataa                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|datab                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual|datab                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|datac                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|datac                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|datad                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|cout_actual~0|datad                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[1]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[2]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7|datad                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7|datad                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1|datac                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1|datac                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3|datad                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3|datad                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5|combout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5|datac                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5|datac                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[1]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[1]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[2]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[2]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[1]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[2]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|latch_signal[0]~7 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|pb_debounced                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; debounce:inst3|pb_debounced                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_ajj:auto_generated|pre_hazard[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[0]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[0]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[1]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[1]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[2]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[2]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[3]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|SHIFT_PB[3]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst3|pb_debounced|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst3|pb_debounced|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst7~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz ; Rise       ; inst|clock_10Hz~clkctrl|outclk                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 3.068  ; 3.068  ; Rise       ; CLK_48Mhz                   ;
; KEY0      ; KEY0                        ; -0.719 ; -0.719 ; Rise       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; 1.273  ; 1.273  ; Rise       ; KEY0                        ;
; SW2       ; KEY0                        ; -0.469 ; -0.469 ; Rise       ; KEY0                        ;
; data[*]   ; KEY0                        ; 3.620  ; 3.620  ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 0.900  ; 0.900  ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 0.922  ; 0.922  ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 0.671  ; 0.671  ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 3.121  ; 3.121  ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 3.224  ; 3.224  ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 3.620  ; 3.620  ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 3.263  ; 3.263  ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 3.138  ; 3.138  ; Rise       ; KEY0                        ;
; KEY0      ; KEY0                        ; -0.909 ; -0.909 ; Fall       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; 1.083  ; 1.083  ; Fall       ; KEY0                        ;
; SW2       ; KEY0                        ; -0.659 ; -0.659 ; Fall       ; KEY0                        ;
; data[*]   ; KEY0                        ; 1.854  ; 1.854  ; Fall       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 1.829  ; 1.829  ; Fall       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 1.760  ; 1.760  ; Fall       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 1.769  ; 1.769  ; Fall       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 1.854  ; 1.854  ; Fall       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 1.456  ; 1.456  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 3.967  ; 3.967  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 4.337  ; 4.337  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 1.665  ; 1.665  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 1.774  ; 1.774  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 1.607  ; 1.607  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 3.956  ; 3.956  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 4.165  ; 4.165  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 4.181  ; 4.181  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 4.252  ; 4.252  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 4.337  ; 4.337  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0      ; clk_div:inst|clock_10Hz     ; 0.920  ; 0.920  ; Rise       ; clk_div:inst|clock_10Hz     ;
; KEY3_ACLR ; clk_div:inst|clock_10Hz     ; 3.619  ; 3.619  ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; -0.517 ; -0.517 ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; 1.387  ; 1.387  ; Rise       ; clk_div:inst|clock_10Hz     ;
; data[*]   ; clk_div:inst|clock_10Hz     ; 3.384  ; 3.384  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[0]  ; clk_div:inst|clock_10Hz     ; 0.979  ; 0.979  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[1]  ; clk_div:inst|clock_10Hz     ; 1.329  ; 1.329  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[2]  ; clk_div:inst|clock_10Hz     ; 1.126  ; 1.126  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[3]  ; clk_div:inst|clock_10Hz     ; 3.384  ; 3.384  ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -2.453 ; -2.453 ; Rise       ; CLK_48Mhz                   ;
; KEY0      ; KEY0                        ; 1.096  ; 1.096  ; Rise       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; -1.081 ; -1.081 ; Rise       ; KEY0                        ;
; SW2       ; KEY0                        ; 1.806  ; 1.806  ; Rise       ; KEY0                        ;
; data[*]   ; KEY0                        ; -0.297 ; -0.297 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.465 ; -0.465 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.551 ; -0.551 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.297 ; -0.297 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -2.760 ; -2.760 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -1.827 ; -1.827 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -1.758 ; -1.758 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -1.767 ; -1.767 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -1.852 ; -1.852 ; Rise       ; KEY0                        ;
; KEY0      ; KEY0                        ; 1.307  ; 1.307  ; Fall       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; -0.870 ; -0.870 ; Fall       ; KEY0                        ;
; SW2       ; KEY0                        ; 2.017  ; 2.017  ; Fall       ; KEY0                        ;
; data[*]   ; KEY0                        ; -1.547 ; -1.547 ; Fall       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -1.616 ; -1.616 ; Fall       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -1.547 ; -1.547 ; Fall       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -1.556 ; -1.556 ; Fall       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -1.641 ; -1.641 ; Fall       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -0.911 ; -0.911 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -2.919 ; -2.919 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -1.225 ; -1.225 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -1.373 ; -1.373 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -1.364 ; -1.364 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -1.225 ; -1.225 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -3.586 ; -3.586 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -3.873 ; -3.873 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -3.771 ; -3.771 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -3.870 ; -3.870 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -3.967 ; -3.967 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0      ; clk_div:inst|clock_10Hz     ; -0.517 ; -0.517 ; Rise       ; clk_div:inst|clock_10Hz     ;
; KEY3_ACLR ; clk_div:inst|clock_10Hz     ; -3.499 ; -3.499 ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; 0.637  ; 0.637  ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; -0.349 ; -0.349 ; Rise       ; clk_div:inst|clock_10Hz     ;
; data[*]   ; clk_div:inst|clock_10Hz     ; -0.859 ; -0.859 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[0]  ; clk_div:inst|clock_10Hz     ; -0.859 ; -0.859 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[1]  ; clk_div:inst|clock_10Hz     ; -1.209 ; -1.209 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[2]  ; clk_div:inst|clock_10Hz     ; -1.006 ; -1.006 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[3]  ; clk_div:inst|clock_10Hz     ; -3.264 ; -3.264 ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.383 ; 4.383 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.132 ; 4.132 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.952 ; 3.952 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.277 ; 4.277 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.383 ; 4.383 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.105 ; 4.105 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.166 ; 4.166 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.963 ; 3.963 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.198 ; 4.198 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.035 ; 4.035 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.017 ; 4.017 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.033 ; 4.033 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.952 ; 3.952 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.132 ; 4.132 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.952 ; 3.952 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.277 ; 4.277 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.383 ; 4.383 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.105 ; 4.105 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.166 ; 4.166 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.963 ; 3.963 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.198 ; 4.198 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.035 ; 4.035 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.017 ; 4.017 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.033 ; 4.033 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.858 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 3.990 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.990 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.987 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 3.987 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 3.967 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.977 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.987 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.858 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.858 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 3.990 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.990 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.987 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 3.987 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 3.967 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.977 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.987 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.858 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.858     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 3.990     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.990     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.987     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 3.987     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 3.967     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.977     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.987     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.858     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.858     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 3.990     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.990     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.987     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 3.987     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 3.967     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.977     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.987     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.858     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+--------------------------------+----------+---------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack               ; -8.289   ; -3.320  ; -0.104   ; -0.989  ; -1.380              ;
;  CLK_48Mhz                     ; -2.707   ; -2.539  ; N/A      ; N/A     ; -1.380              ;
;  KEY0                          ; -3.476   ; -3.320  ; 0.558    ; -0.989  ; -1.222              ;
;  LCD_Display:inst1|CLK_400HZ   ; -8.289   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100Khz_reg ; -0.074   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100hz_reg  ; -0.239   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_10Hz       ; -2.514   ; 0.062   ; -0.104   ; 0.243   ; -0.500              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.063   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.208   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.071   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                ; -162.378 ; -14.465 ; -0.416   ; -3.956  ; -118.026            ;
;  CLK_48Mhz                     ; -61.130  ; -2.539  ; N/A      ; N/A     ; -37.380             ;
;  KEY0                          ; -13.904  ; -11.926 ; 0.000    ; -3.956  ; -12.646             ;
;  LCD_Display:inst1|CLK_400HZ   ; -74.816  ; 0.000   ; N/A      ; N/A     ; -39.000             ;
;  clk_div:inst|clock_100Khz_reg ; -0.157   ; 0.000   ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_100hz_reg  ; -0.310   ; 0.000   ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_10Hz       ; -11.547  ; 0.000   ; -0.416   ; 0.000   ; -9.000              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.115   ; 0.000   ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.276   ; 0.000   ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.123   ; 0.000   ; N/A      ; N/A     ; -4.000              ;
+--------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 5.825  ; 5.825  ; Rise       ; CLK_48Mhz                   ;
; KEY0      ; KEY0                        ; -0.719 ; -0.719 ; Rise       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; 1.829  ; 1.829  ; Rise       ; KEY0                        ;
; SW2       ; KEY0                        ; -0.303 ; -0.303 ; Rise       ; KEY0                        ;
; data[*]   ; KEY0                        ; 6.569  ; 6.569  ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 1.947  ; 1.947  ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 1.950  ; 1.950  ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 1.486  ; 1.486  ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 5.422  ; 5.422  ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 5.534  ; 5.534  ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 6.569  ; 6.569  ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 5.733  ; 5.733  ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 5.499  ; 5.499  ; Rise       ; KEY0                        ;
; KEY0      ; KEY0                        ; -0.909 ; -0.909 ; Fall       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; 1.373  ; 1.373  ; Fall       ; KEY0                        ;
; SW2       ; KEY0                        ; -0.659 ; -0.659 ; Fall       ; KEY0                        ;
; data[*]   ; KEY0                        ; 3.214  ; 3.214  ; Fall       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 3.013  ; 3.013  ; Fall       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 3.011  ; 3.011  ; Fall       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 3.027  ; 3.027  ; Fall       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 3.214  ; 3.214  ; Fall       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 3.743  ; 3.743  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 7.664  ; 7.664  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 8.552  ; 8.552  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 4.127  ; 4.127  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 4.330  ; 4.330  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 3.994  ; 3.994  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 7.746  ; 7.746  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 8.098  ; 8.098  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 8.280  ; 8.280  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 8.347  ; 8.347  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 8.552  ; 8.552  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0      ; clk_div:inst|clock_10Hz     ; 2.086  ; 2.086  ; Rise       ; clk_div:inst|clock_10Hz     ;
; KEY3_ACLR ; clk_div:inst|clock_10Hz     ; 6.379  ; 6.379  ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; -0.517 ; -0.517 ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; 3.144  ; 3.144  ; Rise       ; clk_div:inst|clock_10Hz     ;
; data[*]   ; clk_div:inst|clock_10Hz     ; 5.935  ; 5.935  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[0]  ; clk_div:inst|clock_10Hz     ; 2.007  ; 2.007  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[1]  ; clk_div:inst|clock_10Hz     ; 2.855  ; 2.855  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[2]  ; clk_div:inst|clock_10Hz     ; 2.436  ; 2.436  ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[3]  ; clk_div:inst|clock_10Hz     ; 5.935  ; 5.935  ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -2.453 ; -2.453 ; Rise       ; CLK_48Mhz                   ;
; KEY0      ; KEY0                        ; 1.667  ; 1.667  ; Rise       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; -1.081 ; -1.081 ; Rise       ; KEY0                        ;
; SW2       ; KEY0                        ; 3.241  ; 3.241  ; Rise       ; KEY0                        ;
; data[*]   ; KEY0                        ; -0.297 ; -0.297 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.465 ; -0.465 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.551 ; -0.551 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.297 ; -0.297 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -2.760 ; -2.760 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -1.827 ; -1.827 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -1.758 ; -1.758 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -1.767 ; -1.767 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -1.852 ; -1.852 ; Rise       ; KEY0                        ;
; KEY0      ; KEY0                        ; 2.185  ; 2.185  ; Fall       ; KEY0                        ;
; KEY3_ACLR ; KEY0                        ; -0.870 ; -0.870 ; Fall       ; KEY0                        ;
; SW2       ; KEY0                        ; 3.759  ; 3.759  ; Fall       ; KEY0                        ;
; data[*]   ; KEY0                        ; -1.547 ; -1.547 ; Fall       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -1.616 ; -1.616 ; Fall       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -1.547 ; -1.547 ; Fall       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -1.556 ; -1.556 ; Fall       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -1.641 ; -1.641 ; Fall       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -0.911 ; -0.911 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -2.919 ; -2.919 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -1.225 ; -1.225 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -1.373 ; -1.373 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -1.364 ; -1.364 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -1.225 ; -1.225 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -3.586 ; -3.586 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -3.873 ; -3.873 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -3.771 ; -3.771 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -3.870 ; -3.870 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -3.967 ; -3.967 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0      ; clk_div:inst|clock_10Hz     ; -0.517 ; -0.517 ; Rise       ; clk_div:inst|clock_10Hz     ;
; KEY3_ACLR ; clk_div:inst|clock_10Hz     ; -3.499 ; -3.499 ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW0_PULSE ; clk_div:inst|clock_10Hz     ; 0.834  ; 0.834  ; Rise       ; clk_div:inst|clock_10Hz     ;
; SW2       ; clk_div:inst|clock_10Hz     ; -0.349 ; -0.349 ; Rise       ; clk_div:inst|clock_10Hz     ;
; data[*]   ; clk_div:inst|clock_10Hz     ; -0.859 ; -0.859 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[0]  ; clk_div:inst|clock_10Hz     ; -0.859 ; -0.859 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[1]  ; clk_div:inst|clock_10Hz     ; -1.209 ; -1.209 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[2]  ; clk_div:inst|clock_10Hz     ; -1.006 ; -1.006 ; Rise       ; clk_div:inst|clock_10Hz     ;
;  data[3]  ; clk_div:inst|clock_10Hz     ; -3.264 ; -3.264 ; Rise       ; clk_div:inst|clock_10Hz     ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.229 ; 8.229 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.762 ; 7.762 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.280 ; 7.280 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.067 ; 8.067 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.229 ; 8.229 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.717 ; 7.717 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.834 ; 7.834 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.278 ; 7.278 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.860 ; 7.860 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 7.535 ; 7.535 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 7.502 ; 7.502 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 7.437 ; 7.437 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.952 ; 3.952 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.132 ; 4.132 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.952 ; 3.952 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.277 ; 4.277 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.383 ; 4.383 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.105 ; 4.105 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.166 ; 4.166 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.963 ; 3.963 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.198 ; 4.198 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.035 ; 4.035 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.017 ; 4.017 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.033 ; 4.033 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_48Mhz                     ; CLK_48Mhz                     ; 604      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz       ; clk_div:inst|clock_10Hz       ; 49       ; 0        ; 0        ; 0        ;
; KEY0                          ; clk_div:inst|clock_10Hz       ; 62       ; 16       ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; clk_div:inst|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; KEY0                          ; KEY0                          ; 208      ; 116      ; 208      ; 116      ;
; clk_div:inst|clock_10Hz       ; LCD_Display:inst1|CLK_400HZ   ; 33       ; 0        ; 0        ; 0        ;
; KEY0                          ; LCD_Display:inst1|CLK_400HZ   ; 165      ; 99       ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 735      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_48Mhz                     ; CLK_48Mhz                     ; 604      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz       ; clk_div:inst|clock_10Hz       ; 49       ; 0        ; 0        ; 0        ;
; KEY0                          ; clk_div:inst|clock_10Hz       ; 62       ; 16       ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; clk_div:inst|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; KEY0                          ; KEY0                          ; 208      ; 116      ; 208      ; 116      ;
; clk_div:inst|clock_10Hz       ; LCD_Display:inst1|CLK_400HZ   ; 33       ; 0        ; 0        ; 0        ;
; KEY0                          ; LCD_Display:inst1|CLK_400HZ   ; 165      ; 99       ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 735      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------+
; Recovery Transfers                                                               ;
+------------+-------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------+----------+----------+----------+----------+
; KEY0       ; clk_div:inst|clock_10Hz ; 4        ; 4        ; 0        ; 0        ;
; KEY0       ; KEY0                    ; 8        ; 8        ; 8        ; 8        ;
+------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------+
; Removal Transfers                                                                ;
+------------+-------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------+----------+----------+----------+----------+
; KEY0       ; clk_div:inst|clock_10Hz ; 4        ; 4        ; 0        ; 0        ;
; KEY0       ; KEY0                    ; 8        ; 8        ; 8        ; 8        ;
+------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 175   ; 175  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 23 17:57:12 2023
Info: Command: quartus_sta tutor3 -c tutor3
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tutor3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_48Mhz CLK_48Mhz
    Info (332105): create_clock -period 1.000 -name LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ
    Info (332105): create_clock -period 1.000 -name KEY0 KEY0
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100hz_reg clk_div:inst|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10Khz_reg clk_div:inst|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Mhz_reg clk_div:inst|clock_1Mhz_reg
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7  from: datad  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1  from: datac  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3  from: datad  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.289
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.289       -74.816 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -3.476       -13.904 KEY0 
    Info (332119):    -2.707       -61.130 CLK_48Mhz 
    Info (332119):    -2.514       -11.547 clk_div:inst|clock_10Hz 
    Info (332119):    -0.239        -0.310 clk_div:inst|clock_100hz_reg 
    Info (332119):    -0.208        -0.276 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.074        -0.157 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.071        -0.123 clk_div:inst|clock_1Mhz_reg 
    Info (332119):    -0.063        -0.115 clk_div:inst|clock_10Khz_reg 
Info (332146): Worst-case hold slack is -3.320
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.320       -11.926 KEY0 
    Info (332119):    -2.539        -2.539 CLK_48Mhz 
    Info (332119):     0.209         0.000 clk_div:inst|clock_10Hz 
    Info (332119):     0.391         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.391         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_100hz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Mhz_reg 
Info (332146): Worst-case recovery slack is -0.104
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.104        -0.416 clk_div:inst|clock_10Hz 
    Info (332119):     0.558         0.000 KEY0 
Info (332146): Worst-case removal slack is -0.989
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.989        -3.956 KEY0 
    Info (332119):     0.374         0.000 clk_div:inst|clock_10Hz 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -37.380 CLK_48Mhz 
    Info (332119):    -1.222       -12.646 KEY0 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500        -9.000 clk_div:inst|clock_10Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|safe_q[0]~7  from: datad  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|safe_q[1]~1  from: datac  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|safe_q[2]~3  from: datad  to: combout
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|safe_q[3]~5  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.535
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.535       -25.041 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -1.304        -5.216 KEY0 
    Info (332119):    -0.711       -12.962 CLK_48Mhz 
    Info (332119):    -0.589        -2.725 clk_div:inst|clock_10Hz 
    Info (332119):     0.432         0.000 clk_div:inst|clock_100hz_reg 
    Info (332119):     0.439         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.502         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.504         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.510         0.000 clk_div:inst|clock_10Khz_reg 
Info (332146): Worst-case hold slack is -1.793
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.793        -6.740 KEY0 
    Info (332119):    -1.584        -1.694 CLK_48Mhz 
    Info (332119):     0.062         0.000 clk_div:inst|clock_10Hz 
    Info (332119):     0.215         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.215         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_100hz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Mhz_reg 
Info (332146): Worst-case recovery slack is 0.137
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.137         0.000 clk_div:inst|clock_10Hz 
    Info (332119):     0.638         0.000 KEY0 
Info (332146): Worst-case removal slack is -0.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.541        -2.164 KEY0 
    Info (332119):     0.243         0.000 clk_div:inst|clock_10Hz 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -37.380 CLK_48Mhz 
    Info (332119):    -1.222       -10.542 KEY0 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500        -9.000 clk_div:inst|clock_10Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4553 megabytes
    Info: Processing ended: Thu Mar 23 17:57:13 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


