// Seed: 3031113338
module module_0 ();
  assign id_1 = 1;
  uwire id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_6(
      .id_0(""), .id_1(id_2), .id_2(1'd0 == 1), .id_3(id_1 == 1 & 1'b0), .id_4(1)
  ); module_0();
endmodule
