[
    {
        "age": null,
        "album": "",
        "author": "/u/thephoneoff",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-13T22:36:47.015262+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-13T22:32:05+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Is there an API (either web or some db) where i can retrieve instruction information like operand types, description etc.?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/thephoneoff\"> /u/thephoneoff </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ngaqgq/looking_for_a_riscv_api/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ngaqgq/looking_for_a_riscv_api/\">[comments]</a></span>",
        "id": 3567666,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ngaqgq/looking_for_a_riscv_api",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Looking for a RISC-V API",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/urosp",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-13T15:18:02.288380+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-13T15:06:16+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1nfzt8c/writing_an_operating_system_kernel_from_scratch/\"> <img src=\"https://external-preview.redd.it/XUnTMZagLQ8slX6cf6vkowof3XMk3jkpIDrnAL0HRfU.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=2c711ca952175df1959e9211be00b0d6288586f2\" alt=\"Writing an operating system kernel from scratch - RISC-V/OpenSBI/Zig\" title=\"Writing an operating system kernel from scratch - RISC-V/OpenSBI/Zig\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>I have redone the classical exercise of writing a tiny OS kernel with time sharing, which manages a couple of user threads. My goal was to experiment specifically on RISC-V + OpenSBI. Additionally, I wanted to explore Zig a little bit, so that was the language used instead of the traditional C, but it should be straightforward how to do the same experiment in either C or Rust.</p> <p>It&#39;s definitely very rough around the edges, and it&#39;s more of an experiment and an intro for peop",
        "id": 3565553,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nfzt8c/writing_an_operating_system_kernel_from_scratch",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/XUnTMZagLQ8slX6cf6vkowof3XMk3jkpIDrnAL0HRfU.png?width=640&crop=smart&auto=webp&s=2c711ca952175df1959e9211be00b0d6288586f2",
        "title": "Writing an operating system kernel from scratch - RISC-V/OpenSBI/Zig",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/indolering",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-13T03:28:06.001870+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-13T03:24:49+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>The anecdote in the comments about using old Solaris servers is great!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/indolering\"> /u/indolering </a> <br/> <span><a href=\"https://changelog.complete.org/archives/10858-arm-is-great-arm-is-terrible-and-so-is-risc-v\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1nfn2jn/arm_is_great_arm_is_terrible_and_so_is_riscv/\">[comments]</a></span>",
        "id": 3562625,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nfn2jn/arm_is_great_arm_is_terrible_and_so_is_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "ARM is great, ARM is terrible (and so is RISC-V)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-13T01:09:12.306992+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-13T00:37:41+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>As AI is transforming computing, RISC-V is in turn revolutionizing AI development by providing a flexible and open AI native Instruction Set Architecture (ISA) that seamlessly integrates software and hardware. From low-power MCU vision recognition to high-performance large language models (LLMs), RISC-V is the common language for the development of AI systems that enables optimized system design with enhanced performance and efficiency.</p> <p>The RISC-V software-centric approach to AI not only drives innovative computing capabilities but also strengthens the business case for bringing new AI solutions to market. With a thriving ecosystem of members dedicated to advancing technologies and expertise, RISC-V is your key to unlocking success in AI. </p> <p>In this webinar we will explore RISC-V as an AI native ISA, the technologies and possibilities made real by our ecosystem of member organizations, and the software enablement being undertaken through t",
        "id": 3562168,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nfjr5p/webinar_by_riscvorg_riscv_for_aiml_progress",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Webinar by riscv.org: RISC-V for AI/ML: Progress, Innovation & the Road Ahead",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-13T01:09:12.423912+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-13T00:33:47+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://z-a-d-a.com/risc-v-assembly-unlocking-next-gen-performance-for-audio-video-encoding/\">https://z-a-d-a.com/risc-v-assembly-unlocking-next-gen-performance-for-audio-video-encoding/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1nfjo6u/riscv_assembly_unlocking_nextgen_performance_for/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1nfjo6u/riscv_assembly_unlocking_nextgen_performance_for/\">[comments]</a></span>",
        "id": 3562169,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nfjo6u/riscv_assembly_unlocking_nextgen_performance_for",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V Assembly: Unlocking Next-Gen Performance for Audio/Video Encoding",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-13T01:09:12.154317+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-13T00:30:32+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><em>Showcasing AI and Automotive Solutions Powered by RISC-V</em></p> <p><strong>September 12, 2025 \u2013 Seoul, South Korea \u2013</strong> As AI and automotive systems evolve at unprecedented speed, engineers are seeking more flexible, efficient, and secure computing solutions. RISC-V, with its open and extensible architecture, is fast becoming the preferred foundation for next-generation SoC designs.</p> <p>To explore this shift, Andes Technology is bringing its flagship event \u2014 <strong>Andes RISC-V CON</strong> \u2014 to South Korea for the first time. The conference will be held on <strong>September 24, 2025, at EL Tower, Seoul</strong>, focusing on how RISC-V is accelerating innovations in <strong>AI and automotive electronics</strong>.</p> <p><a href=\"https://www.andestech.com/en/2025/09/12/2025-andes-risc-v-con-debuts-in-seoul/\">https://www.andestech.com/en/2025/09/12/2025-andes-risc-v-con-debuts-in-seoul/</a></p> </div><!-- SC_ON --> &#32; submitted by &#3",
        "id": 3562167,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nfjlu4/2025_andes_riscv_con_debuts_in_seoul",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "2025 Andes RISC-V CON Debuts in Seoul",
        "vote": 0
    }
]