--- verilog_synth_clean.tmp	2025-08-16 09:55:47.197273749 -0700
+++ uhdm_synth_clean.tmp	2025-08-16 09:55:47.197273749 -0700
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
-(* dynports =  1  *)
 (* hdlname = "submodule" *)
-(* src = "dut.sv:1.1-13.10" *)
+(* dynports =  1  *)
+(* src = "dut.sv:25.5-30.7" *)
 module \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000 (a, b, c, out);
 wire _00_;
 wire _01_;
@@ -104,9 +104,9 @@
 .Y(out[7])
 );
 endmodule
-(* dynports =  1  *)
 (* hdlname = "submodule" *)
-(* src = "dut.sv:1.1-13.10" *)
+(* dynports =  1  *)
+(* src = "dut.sv:41.5-46.7" *)
 module \$paramod\submodule\WIDTH=s32'00000000000000000000000000010000 (a, b, c, out);
 wire _00_;
 wire _01_;
@@ -336,21 +336,18 @@
 (* src = "dut.sv:21.24-21.28" *)
 output [15:0] out3;
 wire [15:0] out3;
-(* src = "dut.sv:25.28-30.6" *)
 \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000  inst1 (
 .a(a1),
 .b(b1),
 .c(c1),
 .out(out1)
 );
-(* src = "dut.sv:33.28-38.6" *)
 \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000  inst2 (
 .a(a2),
 .b(b2),
 .c(c2),
 .out(out2)
 );
-(* src = "dut.sv:41.29-46.6" *)
 \$paramod\submodule\WIDTH=s32'00000000000000000000000000010000  inst3 (
 .a(a3),
 .b(b3),
