INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'xlx_k7v7_txdpram_core'...
WARNING:sim - A core named 'xlx_k7v7_txdpram_core' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'xlx_k7v7_txdpram_core'...
Delivering associated files for 'xlx_k7v7_txdpram_core'...
Delivering EJava files for 'xlx_k7v7_txdpram_core'...
Generating implementation netlist for 'xlx_k7v7_txdpram_core'...
INFO:sim - Pre-processing HDL files for 'xlx_k7v7_txdpram_core'...
Running synthesis for 'xlx_k7v7_txdpram_core'
Running ngcbuild...
Writing VHO instantiation template for 'xlx_k7v7_txdpram_core'...
Writing VHDL behavioral simulation model for 'xlx_k7v7_txdpram_core'...
WARNING:sim - Overwriting existing file
   M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/gb
   t_tx/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core/doc/blk_mem_gen_v7_3
   _vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/gbt_t
x/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'xlx_k7v7_txdpram_core'...
Generating metadata file...
Generating ISE project file for 'xlx_k7v7_txdpram_core'...
Generating ISE project...
XCO file found: xlx_k7v7_txdpram_core.xco
XMDF file found: xlx_k7v7_txdpram_core_xmdf.tcl
Adding
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/gbt_t
x/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core.asy -view all -origin_type
imported
Adding
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/gbt_t
x/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core.ngc -view all -origin_type
created
Checking file
"M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/gbt_
tx/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core.ngc" for project device
match ...
File
"M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/gbt_
tx/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core.ngc" device information
matches project device.
Adding
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/gbt_t
x/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core.sym -view all -origin_type
imported
Adding
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/gbt_t
x/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/g
   bt_tx/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/gbt_bank/xilinx_k7v7/gbt_t
x/xlx_k7v7_txdpram_core/tmp/_cg/xlx_k7v7_txdpram_core.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xlx_k7v7_txdpram_core"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'xlx_k7v7_txdpram_core'.
