Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Jan 12 11:22:20 2023
| Host              : liara running 64-bit Arch Linux
| Command           : report_timing -max_paths 10 -file ./report/corr_accel_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 4.217ns (64.108%)  route 2.361ns (35.892%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.968 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.308    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.408 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.615 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.783    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.836 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.066 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.252    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.547    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.584 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.607    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     4.811 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=3, unplaced)         0.173     4.984    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[18]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[18]_C_DATA[18])
                                                      0.105     5.089 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, unplaced)         0.000     5.089    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[18]_ALU_OUT[18])
                                                      0.585     5.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, unplaced)         0.000     5.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[18]_P[18])
                                                      0.109     5.783 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, unplaced)         0.222     6.005    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[4]
                         LUT6 (Prop_LUT6_I4_O)        0.150     6.155 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[14]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.341    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[14]
                         LUT4 (Prop_LUT4_I1_O)        0.070     6.411 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_2__7/O
                         net (fo=1, unplaced)         0.197     6.608    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0_3[14]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_9_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.736    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 4.185ns (63.932%)  route 2.361ns (36.068%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.968 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.308    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.408 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.615 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.783    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.836 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.066 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.252    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.547    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.584 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.607    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     4.811 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=3, unplaced)         0.173     4.984    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[18]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[18]_C_DATA[18])
                                                      0.105     5.089 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, unplaced)         0.000     5.089    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[18]_ALU_OUT[18])
                                                      0.585     5.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, unplaced)         0.000     5.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[18]_P[18])
                                                      0.109     5.783 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, unplaced)         0.222     6.005    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[4]
                         LUT6 (Prop_LUT6_I4_O)        0.150     6.155 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[14]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.341    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[14]
                         LUT4 (Prop_LUT4_I1_O)        0.038     6.379 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_26__0/O
                         net (fo=1, unplaced)         0.197     6.576    bd_0_i/hls_inst/inst/reg_file_8_U/DINBDIN[14]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_8_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.736    bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 4.130ns (64.101%)  route 2.313ns (35.899%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.968 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.308    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.408 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.615 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.783    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.836 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.066 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.252    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.547    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.584 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.607    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     4.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[2]
                         net (fo=3, unplaced)         0.221     4.945    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[16]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[16]_C_DATA[16])
                                                      0.105     5.050 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     5.050    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[17])
                                                      0.585     5.635 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, unplaced)         0.000     5.635    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.109     5.744 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.224     5.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[3]
                         LUT6 (Prop_LUT6_I4_O)        0.150     6.118 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[13]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[13]
                         LUT4 (Prop_LUT4_I1_O)        0.070     6.374 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_3/O
                         net (fo=1, unplaced)         0.099     6.473    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0_3[13]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_9_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     9.748    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 4.130ns (64.190%)  route 2.304ns (35.810%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.968 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.308    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.408 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.615 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.783    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.836 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.066 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.252    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.547    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.584 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.607    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     4.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[2]
                         net (fo=3, unplaced)         0.221     4.945    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[16]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[16]_C_DATA[16])
                                                      0.105     5.050 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     5.050    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.585     5.635 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     5.635    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.109     5.744 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.219     5.963    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[2]
                         LUT6 (Prop_LUT6_I4_O)        0.150     6.113 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[12]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.299    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[12]
                         LUT4 (Prop_LUT4_I1_O)        0.070     6.369 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_4/O
                         net (fo=1, unplaced)         0.095     6.464    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0_3[12]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_9_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[12])
                                                     -0.256     9.750    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 4.098ns (63.921%)  route 2.313ns (36.079%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.968 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.308    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.408 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.615 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.783    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.836 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.066 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.252    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.547    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.584 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.607    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     4.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[2]
                         net (fo=3, unplaced)         0.221     4.945    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[16]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[16]_C_DATA[16])
                                                      0.105     5.050 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     5.050    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[17])
                                                      0.585     5.635 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, unplaced)         0.000     5.635    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.109     5.744 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, unplaced)         0.224     5.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[3]
                         LUT6 (Prop_LUT6_I4_O)        0.150     6.118 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[13]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[13]
                         LUT4 (Prop_LUT4_I1_O)        0.038     6.342 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_27/O
                         net (fo=1, unplaced)         0.099     6.441    bd_0_i/hls_inst/inst/reg_file_8_U/DINBDIN[13]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_8_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     9.748    bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 4.098ns (64.011%)  route 2.304ns (35.989%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.968 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.308    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.408 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.615 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.783    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.836 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.066 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.252    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.547    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.584 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.607    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     4.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[2]
                         net (fo=3, unplaced)         0.221     4.945    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[16]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[16]_C_DATA[16])
                                                      0.105     5.050 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, unplaced)         0.000     5.050    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[16]_ALU_OUT[16])
                                                      0.585     5.635 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     5.635    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.109     5.744 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.219     5.963    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[2]
                         LUT6 (Prop_LUT6_I4_O)        0.150     6.113 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[12]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.299    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[12]
                         LUT4 (Prop_LUT4_I1_O)        0.038     6.337 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_28/O
                         net (fo=1, unplaced)         0.095     6.432    bd_0_i/hls_inst/inst/reg_file_8_U/DINBDIN[12]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_8_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[12])
                                                     -0.256     9.750    bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 4.657ns (73.085%)  route 1.715ns (26.915%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.968 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.308    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.408 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.213     3.644 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=4, unplaced)         0.146     3.790    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
                         LUT3 (Prop_LUT3_I0_O)        0.053     3.843 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5/O
                         net (fo=1, unplaced)         0.224     4.067    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.151     4.218 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, unplaced)         0.000     4.218    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.073     4.291 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, unplaced)         0.000     4.291    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[10])
                                                      0.609     4.900 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, unplaced)         0.000     4.900    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<10>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[10]_V_DATA[10])
                                                      0.046     4.946 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, unplaced)         0.000     4.946    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<10>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[10]_ALU_OUT[10])
                                                      0.571     5.517 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, unplaced)         0.000     5.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<10>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[10]_P[10])
                                                      0.109     5.626 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[10]
                         net (fo=1, unplaced)         0.222     5.848    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[8]
                         LUT6 (Prop_LUT6_I5_O)        0.150     5.998 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_2/O
                         net (fo=2, unplaced)         0.186     6.184    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[8]
                         LUT4 (Prop_LUT4_I1_O)        0.070     6.254 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_8/O
                         net (fo=1, unplaced)         0.148     6.402    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0_3[8]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_9_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[8])
                                                     -0.239     9.767    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 4.069ns (64.210%)  route 2.268ns (35.790%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.968 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.308    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.408 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.184     3.615 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, unplaced)         0.168     3.783    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
                         LUT3 (Prop_LUT3_I1_O)        0.053     3.836 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, unplaced)         0.192     4.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.066 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, unplaced)         0.186     4.252    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, unplaced)         0.225     4.547    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.037     4.584 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, unplaced)         0.023     4.607    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.056     4.663 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=3, unplaced)         0.181     4.844    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[15]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[15]_C_DATA[15])
                                                      0.105     4.949 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[15]
                         net (fo=2, unplaced)         0.000     4.949    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[15]_ALU_OUT[15])
                                                      0.585     5.534 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     5.534    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     5.643 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=1, unplaced)         0.173     5.816    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[1]
                         LUT6 (Prop_LUT6_I4_O)        0.150     5.966 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[11]_INST_0/O
                         net (fo=2, unplaced)         0.186     6.152    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[11]
                         LUT4 (Prop_LUT4_I1_O)        0.070     6.222 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_5/O
                         net (fo=1, unplaced)         0.145     6.367    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0_3[11]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_9_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[11])
                                                     -0.266     9.740    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.740    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 4.657ns (73.663%)  route 1.665ns (26.337%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[22]_AD[22])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[22]_AD_DATA[22])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[22]_U[23])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.585     2.968 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.109     3.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=6, unplaced)         0.231     3.308    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
                         LUT5 (Prop_LUT5_I1_O)        0.100     3.408 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, unplaced)         0.023     3.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.213     3.644 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=4, unplaced)         0.146     3.790    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
                         LUT3 (Prop_LUT3_I0_O)        0.053     3.843 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5/O
                         net (fo=1, unplaced)         0.224     4.067    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.151     4.218 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, unplaced)         0.000     4.218    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.073     4.291 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, unplaced)         0.000     4.291    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[9])
                                                      0.609     4.900 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[9]
                         net (fo=1, unplaced)         0.000     4.900    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<9>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[9]_V_DATA[9])
                                                      0.046     4.946 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[9]
                         net (fo=1, unplaced)         0.000     4.946    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<9>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[9]_ALU_OUT[9])
                                                      0.571     5.517 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, unplaced)         0.000     5.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<9>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[9]_P[9])
                                                      0.109     5.626 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[9]
                         net (fo=1, unplaced)         0.223     5.849    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[7]
                         LUT6 (Prop_LUT6_I5_O)        0.150     5.999 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_3/O
                         net (fo=2, unplaced)         0.186     6.185    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[7]
                         LUT4 (Prop_LUT4_I1_O)        0.070     6.255 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_9__0/O
                         net (fo=1, unplaced)         0.097     6.352    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0_3[7]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_9_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[7])
                                                     -0.280     9.726    bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 4.939ns (78.161%)  route 1.380ns (21.839%))
  Logic Levels:           19  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=2 DSP_PREADD_DATA=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/din1_buf1_reg[1]/Q
                         net (fo=5, unplaced)         0.110     0.217    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[1]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.356 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/di0/O
                         net (fo=1, unplaced)         0.260     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/B[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.756 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, unplaced)        0.165     0.921    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_INMODE[1]_PREADD_AB[15])
                                                      0.265     1.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[15]
                         net (fo=1, unplaced)         0.000     1.186    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<15>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[15]_AD[15])
                                                      0.488     1.674 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[15]
                         net (fo=1, unplaced)         0.000     1.674    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[15]_AD_DATA[15])
                                                      0.050     1.724 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[15]
                         net (fo=1, unplaced)         0.000     1.724    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[15]_U[16])
                                                      0.612     2.336 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, unplaced)         0.000     2.336    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<16>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[16]_U_DATA[16])
                                                      0.047     2.383 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[16]_ALU_OUT[16])
                                                      0.585     2.968 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.968    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.109     3.077 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=8, unplaced)         0.243     3.320    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[2]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[2]_A2_DATA[2])
                                                      0.192     3.512 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, unplaced)         0.000     3.512    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<2>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[2]_PREADD_AB[2])
                                                      0.124     3.636 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[2]
                         net (fo=1, unplaced)         0.000     3.636    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<2>
                         DSP_PREADD (Prop_DSP_PREADD_PREADD_AB[2]_AD[2])
                                                      0.488     4.124 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[2]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<2>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[2]_AD_DATA[2])
                                                      0.050     4.174 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[2]
                         net (fo=1, unplaced)         0.000     4.174    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<2>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[2]_U[2])
                                                      0.612     4.786 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, unplaced)         0.000     4.786    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<2>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.047     4.833 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, unplaced)         0.000     4.833    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<2>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.585     5.418 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, unplaced)         0.000     5.418    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<2>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.109     5.527 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[2]
                         net (fo=1, unplaced)         0.222     5.749    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[0]
                         LUT6 (Prop_LUT6_I5_O)        0.150     5.899 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_10/O
                         net (fo=2, unplaced)         0.186     6.085    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[0]
                         LUT4 (Prop_LUT4_I1_O)        0.070     6.155 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_147/hadd_16ns_16ns_16_2_full_dsp_1_U40/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_40/O
                         net (fo=1, unplaced)         0.194     6.349    bd_0_i/hls_inst/inst/reg_file_8_U/DINBDIN[0]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3347, unset)         0.041    10.041    bd_0_i/hls_inst/inst/reg_file_8_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[0])
                                                     -0.277     9.729    bd_0_i/hls_inst/inst/reg_file_8_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.729    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  3.380    




