#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul 16 15:34:41 2020
# Process ID: 8596
# Current directory: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.runs/synth_1
# Command line: vivado.exe -log ram_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_test.tcl
# Log file: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.runs/synth_1/ram_test.vds
# Journal file: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ram_test.tcl -notrace
Command: synth_design -top ram_test -part xazu5ev-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Device 21-403] Loading part xazu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.152 ; gain = 234.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_test' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/sources_1/new/ram_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
INFO: [Synth 8-6157] synthesizing module 'ram_ip' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.runs/synth_1/.Xil/Vivado-8596-DESKTOP-0FF260C/realtime/ram_ip_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_ip' (2#1) [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.runs/synth_1/.Xil/Vivado-8596-DESKTOP-0FF260C/realtime/ram_ip_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/sources_1/new/ram_test.v:89]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.runs/synth_1/.Xil/Vivado-8596-DESKTOP-0FF260C/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (3#1) [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.runs/synth_1/.Xil/Vivado-8596-DESKTOP-0FF260C/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ram_ip_inst'. This will prevent further optimization [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/sources_1/new/ram_test.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/sources_1/new/ram_test.v:89]
INFO: [Synth 8-6155] done synthesizing module 'ram_test' (4#1) [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/sources_1/new/ram_test.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1600.543 ; gain = 290.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.387 ; gain = 302.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.387 ; gain = 302.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1625.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/sources_1/ip/ram_ip/ram_ip/ram_ip_in_context.xdc] for cell 'ram_ip_inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/sources_1/ip/ram_ip/ram_ip/ram_ip_in_context.xdc] for cell 'ram_ip_inst'
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/constrs_1/new/ram.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/constrs_1/new/ram.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.srcs/constrs_1/new/ram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ram_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ram_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1714.918 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_0_inst' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ram_ip_inst' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1714.918 ; gain = 404.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xazu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1714.918 ; gain = 404.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ram_ip_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1714.918 ; gain = 404.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1714.918 ; gain = 404.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1714.918 ; gain = 404.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2107.582 ; gain = 797.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2128.742 ; gain = 818.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2129.535 ; gain = 819.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2136.320 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2136.320 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2136.320 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2136.320 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2136.320 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2136.320 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ram_ip        |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila    |     1|
|2     |ram_ip |     1|
|3     |BUFG   |     1|
|4     |CARRY8 |     2|
|5     |LUT1   |     3|
|6     |LUT2   |     2|
|7     |LUT3   |     2|
|8     |LUT4   |     9|
|9     |LUT5   |     6|
|10    |LUT6   |     6|
|11    |FDCE   |    34|
|12    |FDPE   |     1|
|13    |IBUF   |     1|
|14    |IBUFDS |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2136.320 ; gain = 825.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2136.320 ; gain = 724.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2136.320 ; gain = 825.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2144.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2166.727 ; gain = 1090.215
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/03_ram_test/ram_test.runs/synth_1/ram_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ram_test_utilization_synth.rpt -pb ram_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 15:35:27 2020...
