Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  9 20:33:18 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.955        0.000                      0                 7645        0.049        0.000                      0                 7645        3.750        0.000                       0                  1573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        81.955        0.000                      0                 7582        0.049        0.000                      0                 7582        3.750        0.000                       0                  1573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             92.153        0.000                      0                   63        0.344        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.955ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.898ns  (logic 2.933ns (16.387%)  route 14.965ns (83.613%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.879    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.993 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.993    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.107 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.107    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.420 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[3]
                         net (fo=1, routed)           1.299    22.719    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_4
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.334    23.053 r  cpu0/if_id0/ex_branch_addr[31]_i_1/O
                         net (fo=1, routed)           0.000    23.053    cpu0/id_ex0/id_inst_reg[5][31]
    SLICE_X45Y32         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.440   104.781    cpu0/id_ex0/clk
    SLICE_X45Y32         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[31]/C
                         clock pessimism              0.188   104.969    
                         clock uncertainty           -0.035   104.934    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.075   105.009    cpu0/id_ex0/ex_branch_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -23.053    
  -------------------------------------------------------------------
                         slack                                 81.955    

Slack (MET) :             82.248ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.607ns  (logic 2.855ns (16.215%)  route 14.752ns (83.785%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 104.783 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.879    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.993 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.993    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.107 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.107    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.346 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[2]
                         net (fo=1, routed)           1.087    22.433    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_5
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.330    22.763 r  cpu0/if_id0/ex_branch_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    22.763    cpu0/id_ex0/id_inst_reg[5][30]
    SLICE_X45Y34         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.442   104.783    cpu0/id_ex0/clk
    SLICE_X45Y34         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[30]/C
                         clock pessimism              0.188   104.971    
                         clock uncertainty           -0.035   104.936    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.075   105.011    cpu0/id_ex0/ex_branch_addr_reg[30]
  -------------------------------------------------------------------
                         required time                        105.011    
                         arrival time                         -22.763    
  -------------------------------------------------------------------
                         slack                                 82.248    

Slack (MET) :             82.326ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.574ns  (logic 2.949ns (16.781%)  route 14.625ns (83.219%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 104.784 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.879    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.993 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.993    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.107 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.107    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.441 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.959    22.400    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_6
    SLICE_X46Y35         LUT3 (Prop_lut3_I1_O)        0.329    22.729 r  cpu0/if_id0/ex_branch_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    22.729    cpu0/id_ex0/id_inst_reg[5][29]
    SLICE_X46Y35         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.443   104.784    cpu0/id_ex0/clk
    SLICE_X46Y35         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[29]/C
                         clock pessimism              0.188   104.972    
                         clock uncertainty           -0.035   104.937    
    SLICE_X46Y35         FDRE (Setup_fdre_C_D)        0.118   105.055    cpu0/id_ex0/ex_branch_addr_reg[29]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                         -22.729    
  -------------------------------------------------------------------
                         slack                                 82.326    

Slack (MET) :             82.530ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.327ns  (logic 2.837ns (16.374%)  route 14.490ns (83.626%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 104.784 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.879    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.993 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.993    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.327 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.824    22.151    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_6
    SLICE_X47Y36         LUT3 (Prop_lut3_I1_O)        0.331    22.482 r  cpu0/if_id0/ex_branch_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    22.482    cpu0/id_ex0/id_inst_reg[5][25]
    SLICE_X47Y36         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.443   104.784    cpu0/id_ex0/clk
    SLICE_X47Y36         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[25]/C
                         clock pessimism              0.188   104.972    
                         clock uncertainty           -0.035   104.937    
    SLICE_X47Y36         FDRE (Setup_fdre_C_D)        0.075   105.012    cpu0/id_ex0/ex_branch_addr_reg[25]
  -------------------------------------------------------------------
                         required time                        105.012    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 82.530    

Slack (MET) :             82.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.256ns  (logic 2.791ns (16.174%)  route 14.465ns (83.826%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.879    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.993 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.993    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.306 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.799    22.105    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_4
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.306    22.411 r  cpu0/if_id0/ex_branch_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    22.411    cpu0/id_ex0/id_inst_reg[5][27]
    SLICE_X45Y32         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.440   104.781    cpu0/id_ex0/clk
    SLICE_X45Y32         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[27]/C
                         clock pessimism              0.188   104.969    
                         clock uncertainty           -0.035   104.934    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.031   104.965    cpu0/id_ex0/ex_branch_addr_reg[27]
  -------------------------------------------------------------------
                         required time                        104.965    
                         arrival time                         -22.411    
  -------------------------------------------------------------------
                         slack                                 82.554    

Slack (MET) :             82.640ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.171ns  (logic 2.807ns (16.348%)  route 14.364ns (83.652%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 104.784 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.879    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.993 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.993    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.107 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.107    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.329 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.698    22.027    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_7
    SLICE_X45Y35         LUT3 (Prop_lut3_I1_O)        0.299    22.326 r  cpu0/if_id0/ex_branch_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    22.326    cpu0/id_ex0/id_inst_reg[5][28]
    SLICE_X45Y35         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.443   104.784    cpu0/id_ex0/clk
    SLICE_X45Y35         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[28]/C
                         clock pessimism              0.188   104.972    
                         clock uncertainty           -0.035   104.937    
    SLICE_X45Y35         FDRE (Setup_fdre_C_D)        0.029   104.966    cpu0/id_ex0/ex_branch_addr_reg[28]
  -------------------------------------------------------------------
                         required time                        104.966    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                 82.640    

Slack (MET) :             82.677ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.222ns  (logic 2.603ns (15.115%)  route 14.619ns (84.885%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 104.783 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.879    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.101 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.953    22.054    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_7
    SLICE_X46Y34         LUT3 (Prop_lut3_I1_O)        0.323    22.377 r  cpu0/if_id0/ex_branch_addr[20]_i_1/O
                         net (fo=1, routed)           0.000    22.377    cpu0/id_ex0/id_inst_reg[5][20]
    SLICE_X46Y34         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.442   104.783    cpu0/id_ex0/clk
    SLICE_X46Y34         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[20]/C
                         clock pessimism              0.188   104.971    
                         clock uncertainty           -0.035   104.936    
    SLICE_X46Y34         FDRE (Setup_fdre_C_D)        0.118   105.054    cpu0/id_ex0/ex_branch_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        105.054    
                         arrival time                         -22.377    
  -------------------------------------------------------------------
                         slack                                 82.677    

Slack (MET) :             82.728ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.085ns  (logic 2.693ns (15.762%)  route 14.392ns (84.238%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 104.783 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.879    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.993 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.993    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.215 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.726    21.941    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_7
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.299    22.240 r  cpu0/if_id0/ex_branch_addr[24]_i_1/O
                         net (fo=1, routed)           0.000    22.240    cpu0/id_ex0/id_inst_reg[5][24]
    SLICE_X47Y34         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.442   104.783    cpu0/id_ex0/clk
    SLICE_X47Y34         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[24]/C
                         clock pessimism              0.188   104.971    
                         clock uncertainty           -0.035   104.936    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.032   104.968    cpu0/id_ex0/ex_branch_addr_reg[24]
  -------------------------------------------------------------------
                         required time                        104.968    
                         arrival time                         -22.240    
  -------------------------------------------------------------------
                         slack                                 82.728    

Slack (MET) :             82.751ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.059ns  (logic 2.695ns (15.798%)  route 14.364ns (84.202%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.879    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.213 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.698    21.911    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_6
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.303    22.214 r  cpu0/if_id0/ex_branch_addr[21]_i_1/O
                         net (fo=1, routed)           0.000    22.214    cpu0/id_ex0/id_inst_reg[5][21]
    SLICE_X45Y32         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.440   104.781    cpu0/id_ex0/clk
    SLICE_X45Y32         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[21]/C
                         clock pessimism              0.188   104.969    
                         clock uncertainty           -0.035   104.934    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.031   104.965    cpu0/id_ex0/ex_branch_addr_reg[21]
  -------------------------------------------------------------------
                         required time                        104.965    
                         arrival time                         -22.214    
  -------------------------------------------------------------------
                         slack                                 82.751    

Slack (MET) :             82.757ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.099ns  (logic 2.609ns (15.259%)  route 14.490ns (84.741%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 104.783 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         8.830    14.442    cpu0/if_id0/rst
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          2.265    16.830    cpu0/if_id0/reg1_read
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    16.954 r  cpu0/if_id0/ex_reg1[0]_i_3/O
                         net (fo=1, routed)           0.448    17.402    cpu0/ex_mem0/reg1_data[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  cpu0/ex_mem0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.994    18.520    cpu0/id_ex0/mem_wdata_reg[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124    18.644 r  cpu0/id_ex0/ex_branch_addr[3]_i_11/O
                         net (fo=2, routed)           0.621    19.265    cpu0/if_id0/rst_reg_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    19.389 r  cpu0/if_id0/ex_branch_addr[3]_i_6/O
                         net (fo=1, routed)           0.508    19.897    cpu0/if_id0/id0/p_1_in[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.423 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.423    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.537 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.537    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.651 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.651    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.765 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.765    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.099 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.824    21.923    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_6
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.331    22.254 r  cpu0/if_id0/ex_branch_addr[17]_i_1/O
                         net (fo=1, routed)           0.000    22.254    cpu0/id_ex0/id_inst_reg[5][17]
    SLICE_X47Y34         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.442   104.783    cpu0/id_ex0/clk
    SLICE_X47Y34         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[17]/C
                         clock pessimism              0.188   104.971    
                         clock uncertainty           -0.035   104.936    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.075   105.011    cpu0/id_ex0/ex_branch_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        105.011    
                         arrival time                         -22.254    
  -------------------------------------------------------------------
                         slack                                 82.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.554     1.437    cpu0/if0/clk
    SLICE_X43Y29         FDRE                                         r  cpu0/if0/wdata_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu0/if0/wdata_o_reg[12]/Q
                         net (fo=3, routed)           0.068     1.646    cpu0/icache0/cache_data_reg_64_127_12_14/DIA
    SLICE_X42Y29         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.822     1.949    cpu0/icache0/cache_data_reg_64_127_12_14/WCLK
    SLICE_X42Y29         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_12_14/RAMA/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y29         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.597    cpu0/icache0/cache_data_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.558     1.441    cpu0/if0/clk
    SLICE_X47Y32         FDRE                                         r  cpu0/if0/wdata_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cpu0/if0/wdata_o_reg[3]/Q
                         net (fo=3, routed)           0.068     1.650    cpu0/icache0/cache_data_reg_0_63_3_5/DIA
    SLICE_X46Y32         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.826     1.953    cpu0/icache0/cache_data_reg_0_63_3_5/WCLK
    SLICE_X46Y32         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y32         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.601    cpu0/icache0/cache_data_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.562     1.445    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y9          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.068     1.654    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X30Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.831     1.958    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.605    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.554     1.437    cpu0/if0/clk
    SLICE_X47Y27         FDRE                                         r  cpu0/if0/wdata_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu0/if0/wdata_o_reg[18]/Q
                         net (fo=3, routed)           0.079     1.657    cpu0/icache0/cache_data_reg_64_127_18_20/DIA
    SLICE_X46Y27         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.821     1.948    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X46Y27         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X46Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.597    cpu0/icache0/cache_data_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.557     1.440    cpu0/if0/clk
    SLICE_X43Y32         FDRE                                         r  cpu0/if0/wdata_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cpu0/if0/wdata_o_reg[27]/Q
                         net (fo=3, routed)           0.080     1.661    cpu0/icache0/cache_data_reg_0_63_27_29/DIA
    SLICE_X42Y32         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.825     1.952    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X42Y32         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.499     1.453    
    SLICE_X42Y32         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.600    cpu0/icache0/cache_data_reg_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.559%)  route 0.190ns (57.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.556     1.439    cpu0/if0/clk
    SLICE_X53Y27         FDRE                                         r  cpu0/if0/waddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cpu0/if0/waddr_o_reg[3]/Q
                         net (fo=210, routed)         0.190     1.770    cpu0/icache0/cache_data_reg_64_127_24_26/ADDRD3
    SLICE_X52Y26         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.822     1.949    cpu0/icache0/cache_data_reg_64_127_24_26/WCLK
    SLICE_X52Y26         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.690    cpu0/icache0/cache_data_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_24_26/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.559%)  route 0.190ns (57.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.556     1.439    cpu0/if0/clk
    SLICE_X53Y27         FDRE                                         r  cpu0/if0/waddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cpu0/if0/waddr_o_reg[3]/Q
                         net (fo=210, routed)         0.190     1.770    cpu0/icache0/cache_data_reg_64_127_24_26/ADDRD3
    SLICE_X52Y26         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.822     1.949    cpu0/icache0/cache_data_reg_64_127_24_26/WCLK
    SLICE_X52Y26         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMB/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.690    cpu0/icache0/cache_data_reg_64_127_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_24_26/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.559%)  route 0.190ns (57.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.556     1.439    cpu0/if0/clk
    SLICE_X53Y27         FDRE                                         r  cpu0/if0/waddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cpu0/if0/waddr_o_reg[3]/Q
                         net (fo=210, routed)         0.190     1.770    cpu0/icache0/cache_data_reg_64_127_24_26/ADDRD3
    SLICE_X52Y26         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.822     1.949    cpu0/icache0/cache_data_reg_64_127_24_26/WCLK
    SLICE_X52Y26         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMC/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.690    cpu0/icache0/cache_data_reg_64_127_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_24_26/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.559%)  route 0.190ns (57.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.556     1.439    cpu0/if0/clk
    SLICE_X53Y27         FDRE                                         r  cpu0/if0/waddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cpu0/if0/waddr_o_reg[3]/Q
                         net (fo=210, routed)         0.190     1.770    cpu0/icache0/cache_data_reg_64_127_24_26/ADDRD3
    SLICE_X52Y26         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.822     1.949    cpu0/icache0/cache_data_reg_64_127_24_26/WCLK
    SLICE_X52Y26         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMD/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.690    cpu0/icache0/cache_data_reg_64_127_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.554     1.437    hci0/io_in_fifo/clk
    SLICE_X37Y20         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  hci0/io_in_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.130     1.708    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/ADDRD5
    SLICE_X38Y20         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.821     1.948    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y20         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X38Y20         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.621    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y8   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y4   ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y5   ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y11  ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y7   ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y8   ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y2   ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y1   ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y9   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y5   ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y44  cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y44  cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y41  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y41  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y41  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y41  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y41  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y41  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y41  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         95.000      93.750     SLICE_X50Y41  cpu0/regfile0/regs_reg_r2_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y15  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y15  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y15  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y15  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y17  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y16  hci0/io_in_fifo/q_data_array_reg_192_255_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y16  hci0/io_in_fifo/q_data_array_reg_192_255_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       92.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.153ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 0.456ns (6.251%)  route 6.839ns (93.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 104.783 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.839    12.450    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.442   104.783    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.260   105.043    
                         clock uncertainty           -0.035   105.008    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.405   104.603    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        104.603    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                 92.153    

Slack (MET) :             92.153ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 0.456ns (6.251%)  route 6.839ns (93.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 104.783 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.839    12.450    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.442   104.783    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.260   105.043    
                         clock uncertainty           -0.035   105.008    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.405   104.603    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        104.603    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                 92.153    

Slack (MET) :             92.157ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.456ns (6.255%)  route 6.834ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 104.783 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.834    12.446    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.442   104.783    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.260   105.043    
                         clock uncertainty           -0.035   105.008    
    SLICE_X29Y13         FDCE (Recov_fdce_C_CLR)     -0.405   104.603    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                        104.603    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                 92.157    

Slack (MET) :             92.157ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.456ns (6.255%)  route 6.834ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 104.783 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.834    12.446    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.442   104.783    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.260   105.043    
                         clock uncertainty           -0.035   105.008    
    SLICE_X29Y13         FDCE (Recov_fdce_C_CLR)     -0.405   104.603    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                        104.603    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                 92.157    

Slack (MET) :             92.157ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.456ns (6.255%)  route 6.834ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 104.783 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.834    12.446    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.442   104.783    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.260   105.043    
                         clock uncertainty           -0.035   105.008    
    SLICE_X29Y13         FDCE (Recov_fdce_C_CLR)     -0.405   104.603    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                        104.603    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                 92.157    

Slack (MET) :             92.300ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 0.456ns (6.379%)  route 6.693ns (93.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 104.784 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.693    12.304    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y12         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.443   104.784    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y12         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.260   105.044    
                         clock uncertainty           -0.035   105.009    
    SLICE_X28Y12         FDCE (Recov_fdce_C_CLR)     -0.405   104.604    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                        104.604    
                         arrival time                         -12.304    
  -------------------------------------------------------------------
                         slack                                 92.300    

Slack (MET) :             92.304ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.456ns (6.383%)  route 6.688ns (93.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 104.784 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.688    12.300    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y12         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.443   104.784    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y12         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.260   105.044    
                         clock uncertainty           -0.035   105.009    
    SLICE_X29Y12         FDCE (Recov_fdce_C_CLR)     -0.405   104.604    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                        104.604    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                 92.304    

Slack (MET) :             92.304ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.456ns (6.383%)  route 6.688ns (93.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 104.784 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.688    12.300    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y12         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.443   104.784    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y12         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.260   105.044    
                         clock uncertainty           -0.035   105.009    
    SLICE_X29Y12         FDCE (Recov_fdce_C_CLR)     -0.405   104.604    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                        104.604    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                 92.304    

Slack (MET) :             92.304ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.456ns (6.383%)  route 6.688ns (93.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 104.784 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.688    12.300    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y12         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.443   104.784    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y12         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.260   105.044    
                         clock uncertainty           -0.035   105.009    
    SLICE_X29Y12         FDCE (Recov_fdce_C_CLR)     -0.405   104.604    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                        104.604    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                 92.304    

Slack (MET) :             92.314ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 0.456ns (6.392%)  route 6.678ns (93.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 104.784 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.634     5.155    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  rst_reg/Q
                         net (fo=828, routed)         6.678    12.290    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X31Y9          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        1.443   104.784    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y9          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.260   105.044    
                         clock uncertainty           -0.035   105.009    
    SLICE_X31Y9          FDCE (Recov_fdce_C_CLR)     -0.405   104.604    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                        104.604    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                 92.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.153     1.769    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y11          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.864     1.991    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X2Y11          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.425    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.153     1.769    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y11          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.864     1.991    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X2Y11          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.425    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.153     1.769    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y11          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.864     1.991    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X2Y11          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.425    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.153     1.769    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y11          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.864     1.991    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X2Y11          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.425    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.153     1.769    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y11          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.864     1.991    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X2Y11          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.425    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.153     1.769    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X2Y11          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.864     1.991    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X2Y11          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     1.425    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.308%)  route 0.151ns (51.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.151     1.767    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X1Y12          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.862     1.989    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X1Y12          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.308%)  route 0.151ns (51.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.151     1.767    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X1Y12          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.862     1.989    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X1Y12          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.541%)  route 0.176ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.176     1.792    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X5Y12          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.860     1.987    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X5Y12          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X5Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.937%)  route 0.180ns (56.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.592     1.475    EXCLK_IBUF_BUFG
    SLICE_X3Y12          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  rst_reg/Q
                         net (fo=828, routed)         0.180     1.796    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X4Y12          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1572, routed)        0.860     1.987    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X4Y12          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.379    





