********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.17:00:41
COMMAND: -cd verilog/src/unisims FDCE.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l FDCE.v.log

[ERR:UH0700] FDCE.v:35: Unsupported expression "<n<> u<0> t<Null_rule> p<757> s<756> l<35>> `timescale  1 ps / 1 ps
".

[ERR:UH0700] FDCE.v:35: Unsupported expression "<n<> u<3> t<Description> p<756> c<2> s<6> l<35>> `timescale  1 ps / 1 ps
".

[ERR:UH0700] FDCE.v:88: Unsupported expression "<n<> u<373> t<Number_1Tickbx> p<374> l<88>>       else if (CLR_in === 1'bx) 
".

[ERR:UH0700] FDCE.v:89: Unsupported expression "<n<> u<385> t<Number_1Tickbx> p<386> l<89>>         assign Q_out = 1'bx;
".

[NTE:CP0309] FDCE.v:50: Implicit port type (wire) for "Q".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

