#-----------------------------------------------------------
# Vivado v2019.1_AR72445 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 19 10:13:37 2019
# Process ID: 8204
# Current directory: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent320 C:\Pentek\IP\2019.1\pentek\ip\px_pcie2axil_512\px_pcie2axil_512.xpr
# Log file: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/vivado.log
# Journal file: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/Rich/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Rich/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/an_lt_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:drp_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:gt_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:ieee_1588_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ieee_1588_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:lbus_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/lbus_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:otn_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/otn_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/rs_fec_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:shared_logic_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:statistics_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/statistics_ports_int.xml'
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_pcie2axil_512' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_px_pcie2axil_512_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_RX_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'g3_pio_rx_engine'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_TX_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'g3_pio_tx_engine'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/imports/px_axil_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'px_axil_csr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/px_pcie2axil_512.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'px_pcie2axil_512'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_px_pcie2axil_512'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
"xelab -wto e1a34012763f43c780dbc8ff2f6d8a67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_px_pcie2axil_512_behav xil_defaultlib.tb_px_pcie2axil_512 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1a34012763f43c780dbc8ff2f6d8a67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_px_pcie2axil_512_behav xil_defaultlib.tb_px_pcie2axil_512 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <axi_aclk> does not exist in entity <px_pcie2axil_512>.  Please compare the definition of block <px_pcie2axil_512> to its component declaration and its instantion to detect the mismatch. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd:77]
ERROR: [VRFC 10-718] formal port <axi_aresetn> does not exist in entity <px_pcie2axil_512>.  Please compare the definition of block <px_pcie2axil_512> to its component declaration and its instantion to detect the mismatch. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd:78]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_px_pcie2axil_512 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_pcie2axil_512' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_px_pcie2axil_512_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_px_pcie2axil_512'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
"xelab -wto e1a34012763f43c780dbc8ff2f6d8a67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_px_pcie2axil_512_behav xil_defaultlib.tb_px_pcie2axil_512 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1a34012763f43c780dbc8ff2f6d8a67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_px_pcie2axil_512_behav xil_defaultlib.tb_px_pcie2axil_512 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'cc_shutdown_rqst' has no actual or default value [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/px_pcie2axil_512.vhd:153]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_px_pcie2axil_512 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_pcie2axil_512' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_px_pcie2axil_512_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_px_pcie2axil_512'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
"xelab -wto e1a34012763f43c780dbc8ff2f6d8a67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_px_pcie2axil_512_behav xil_defaultlib.tb_px_pcie2axil_512 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1a34012763f43c780dbc8ff2f6d8a67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_px_pcie2axil_512_behav xil_defaultlib.tb_px_pcie2axil_512 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd:409]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_px_pcie2axil_512 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_pcie2axil_512' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_px_pcie2axil_512_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_px_pcie2axil_512'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
"xelab -wto e1a34012763f43c780dbc8ff2f6d8a67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_px_pcie2axil_512_behav xil_defaultlib.tb_px_pcie2axil_512 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1a34012763f43c780dbc8ff2f6d8a67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_px_pcie2axil_512_behav xil_defaultlib.tb_px_pcie2axil_512 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.g3_pio_rx_engine [\g3_pio_rx_engine(num_addr_bits=...]
Compiling architecture behavioral of entity xil_defaultlib.g3_pio_tx_engine [\g3_pio_tx_engine(num_addr_bits=...]
Compiling architecture behavioral of entity xil_defaultlib.px_pcie2axil_512 [\px_pcie2axil_512(num_addr_bits=...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_addr_bits=6,num...]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_pcie2axil_512
Built simulation snapshot tb_px_pcie2axil_512_behav

****** Webtalk v2019.1_AR72445 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim/xsim.dir/tb_px_pcie2axil_512_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 19 11:25:19 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 955.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_px_pcie2axil_512_behav -key {Behavioral:sim_1:Functional:tb_px_pcie2axil_512} -tclbatch {tb_px_pcie2axil_512.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_px_pcie2axil_512.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Writing x12345678 to Address: x0000000000000000
Time: 114 ns  Iteration: 1  Process: /tb_px_pcie2axil_512/line__487  File: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd
Note: Reading from Address: x0000000000000000
Time: 123 ns  Iteration: 0  Process: /tb_px_pcie2axil_512/line__487  File: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd
Note: Writing x87654321 to Address: x0000000000000004
Time: 175 ns  Iteration: 0  Process: /tb_px_pcie2axil_512/line__487  File: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd
Note: Writing xA5A5A5A5 to Address: x0000000000000008
Time: 239 ns  Iteration: 0  Process: /tb_px_pcie2axil_512/line__487  File: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd
Note: Reading from Address: x0000000000000020
Time: 291 ns  Iteration: 0  Process: /tb_px_pcie2axil_512/line__487  File: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd
Note: Reading from Address: x0000000000000024
Time: 343 ns  Iteration: 0  Process: /tb_px_pcie2axil_512/line__487  File: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_px_pcie2axil_512_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 994.578 ; gain = 38.820
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::open_ipxact_file {C:\Pentek\IP\2019.1\pentek\ip\px_pcie2axil_512\px_pcie2axil_512.srcs\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_RX_ENGINE.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_TX_ENGINE.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/px_pcie2axil_512.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_RX_ENGINE.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_TX_ENGINE.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/px_pcie2axil_512.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdltestbench (VHDL Test Bench)': File 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/imports/px_axil_csr.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdltestbench (VHDL Test Bench)': File 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
set_property supported_families {virtex7 Production kintexuplus Production virtexuplus Production zynquplus Production} [ipx::current_core]
set_property supported_families {kintexuplus Production virtexuplus Production zynquplus Production} [ipx::current_core]
set_property part xcvu3p-ffvc1517-3-e [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_RX_ENGINE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/px_pcie2axil_512.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_TX_ENGINE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_RX_ENGINE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/px_pcie2axil_512.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_TX_ENGINE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_RX_ENGINE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/px_pcie2axil_512.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sim_1/new/tb_px_pcie2axil_512.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/sources_1/new/G3_PIO_TX_ENGINE.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::merge_project_changes compatibility [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3164] Bus Interface 'm_axi': References existing address space 'm_axi'.
set_property core_revision 43 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/an_lt_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:drp_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:gt_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:ieee_1588_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ieee_1588_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:lbus_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/lbus_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:otn_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/otn_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/rs_fec_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:shared_logic_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:statistics_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/statistics_ports_int.xml'
set_property core_revision 44 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/an_lt_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:drp_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:gt_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:ieee_1588_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ieee_1588_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:lbus_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/lbus_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:otn_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/otn_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/rs_fec_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:shared_logic_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:statistics_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/statistics_ports_int.xml'
launch_runs synth_1 -jobs 16
[Mon Aug 19 11:37:36 2019] Launched synth_1...
Run output will be captured here: C:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.runs/synth_1/runme.log
set_property core_revision 45 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:an_lt_ctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/an_lt_ctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/an_lt_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:drp_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:gt_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:ieee_1588_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/ieee_1588_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/ieee_1588_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:lbus_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/lbus_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/lbus_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:otn_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/otn_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/otn_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:rs_fec_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/rs_fec_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/rs_fec_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:shared_logic_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:statistics_ports_int:2.0'. The one found in location 'c:/Xilinx/Vivado/2019.1/patches/AR72445/vivado/data/ip/xilinx/cmac_usplus_v2_6/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/cmac_usplus_v2_4/interfaces/statistics_ports_int.xml'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 13:25:05 2019...
