# 1 "arch/arm/boot/dts/r8a7792-wheat.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/r8a7792-wheat.dts"
# 12 "arch/arm/boot/dts/r8a7792-wheat.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/r8a7792.dtsi" 1
# 11 "arch/arm/boot/dts/r8a7792.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a7792-clock.h" 1
# 12 "arch/arm/boot/dts/r8a7792.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 13 "arch/arm/boot/dts/r8a7792.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 14 "arch/arm/boot/dts/r8a7792.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/r8a7792-sysc.h" 1
# 15 "arch/arm/boot/dts/r8a7792.dtsi" 2

/ {
 compatible = "renesas,r8a7792";
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  spi0 = &qspi;
  spi1 = &msiof0;
  spi2 = &msiof1;
  vin0 = &vin0;
  vin1 = &vin1;
  vin2 = &vin2;
  vin3 = &vin3;
  vin4 = &vin4;
  vin5 = &vin5;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "renesas,apmu";

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0>;
   clock-frequency = <1000000000>;
   clocks = <&z_clk>;
   power-domains = <&sysc 0>;
   next-level-cache = <&L2_CA15>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <1>;
   clock-frequency = <1000000000>;
   power-domains = <&sysc 1>;
   next-level-cache = <&L2_CA15>;
  };

  L2_CA15: cache-controller-0 {
   compatible = "cache";
   cache-unified;
   cache-level = <2>;
   power-domains = <&sysc 12>;
  };
 };

 soc {
  compatible = "simple-bus";
  interrupt-parent = <&gic>;

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  apmu@e6152000 {
   compatible = "renesas,r8a7792-apmu", "renesas,apmu";
   reg = <0 0xe6152000 0 0x188>;
   cpus = <&cpu0 &cpu1>;
  };

  gic: interrupt-controller@f1001000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0 0xf1001000 0 0x1000>,
         <0 0xf1002000 0 0x2000>,
         <0 0xf1004000 0 0x2000>,
         <0 0xf1006000 0 0x2000>;
   interrupts = <1 9 ((((1 << (2)) - 1) << 8) |
          4)>;
   clocks = <&mstp4_clks 8>;
   clock-names = "clk";
   power-domains = <&sysc 32>;
  };

  irqc: interrupt-controller@e61c0000 {
   compatible = "renesas,irqc-r8a7792", "renesas,irqc";
   #interrupt-cells = <2>;
   interrupt-controller;
   reg = <0 0xe61c0000 0 0x200>;
   interrupts = <0 0 4>,
         <0 1 4>,
         <0 2 4>,
         <0 3 4>;
   clocks = <&mstp4_clks 7>;
   power-domains = <&sysc 32>;
  };

  timer {
   compatible = "arm,armv7-timer";
   interrupts = <1 13 ((((1 << (2)) - 1) << 8) |
          8)>,
         <1 14 ((((1 << (2)) - 1) << 8) |
          8)>,
         <1 11 ((((1 << (2)) - 1) << 8) |
          8)>,
         <1 10 ((((1 << (2)) - 1) << 8) |
          8)>;
  };

  rst: reset-controller@e6160000 {
   compatible = "renesas,r8a7792-rst";
   reg = <0 0xe6160000 0 0x0100>;
  };

  prr: chipid@ff000044 {
   compatible = "renesas,prr";
   reg = <0 0xff000044 0 4>;
  };

  sysc: system-controller@e6180000 {
   compatible = "renesas,r8a7792-sysc";
   reg = <0 0xe6180000 0 0x0200>;
   #power-domain-cells = <1>;
  };

  pfc: pin-controller@e6060000 {
   compatible = "renesas,pfc-r8a7792";
   reg = <0 0xe6060000 0 0x144>;
  };

  gpio0: gpio@e6050000 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6050000 0 0x50>;
   interrupts = <0 4 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 0 29>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 12>;
   power-domains = <&sysc 32>;
  };

  gpio1: gpio@e6051000 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6051000 0 0x50>;
   interrupts = <0 5 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 32 23>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 11>;
   power-domains = <&sysc 32>;
  };

  gpio2: gpio@e6052000 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6052000 0 0x50>;
   interrupts = <0 6 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 64 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 10>;
   power-domains = <&sysc 32>;
  };

  gpio3: gpio@e6053000 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6053000 0 0x50>;
   interrupts = <0 7 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 96 28>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 9>;
   power-domains = <&sysc 32>;
  };

  gpio4: gpio@e6054000 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6054000 0 0x50>;
   interrupts = <0 8 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 128 17>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 8>;
   power-domains = <&sysc 32>;
  };

  gpio5: gpio@e6055000 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6055000 0 0x50>;
   interrupts = <0 9 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 160 17>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 7>;
   power-domains = <&sysc 32>;
  };

  gpio6: gpio@e6055100 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6055100 0 0x50>;
   interrupts = <0 10 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 192 17>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 5>;
   power-domains = <&sysc 32>;
  };

  gpio7: gpio@e6055200 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6055200 0 0x50>;
   interrupts = <0 11 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 224 17>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 4>;
   power-domains = <&sysc 32>;
  };

  gpio8: gpio@e6055300 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6055300 0 0x50>;
   interrupts = <0 12 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 256 17>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 21>;
   power-domains = <&sysc 32>;
  };

  gpio9: gpio@e6055400 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6055400 0 0x50>;
   interrupts = <0 13 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 288 17>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 19>;
   power-domains = <&sysc 32>;
  };

  gpio10: gpio@e6055500 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6055500 0 0x50>;
   interrupts = <0 14 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 320 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 14>;
   power-domains = <&sysc 32>;
  };

  gpio11: gpio@e6055600 {
   compatible = "renesas,gpio-r8a7792",
         "renesas,gpio-rcar";
   reg = <0 0xe6055600 0 0x50>;
   interrupts = <0 15 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 352 30>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&mstp9_clks 13>;
   power-domains = <&sysc 32>;
  };

  dmac0: dma-controller@e6700000 {
   compatible = "renesas,dmac-r8a7792",
         "renesas,rcar-dmac";
   reg = <0 0xe6700000 0 0x20000>;
   interrupts = <0 197 4
          0 200 4
          0 201 4
          0 202 4
          0 203 4
          0 204 4
          0 205 4
          0 206 4
          0 207 4
          0 208 4
          0 209 4
          0 210 4
          0 211 4
          0 212 4
          0 213 4
          0 214 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7",
       "ch8", "ch9", "ch10", "ch11",
       "ch12", "ch13", "ch14";
   clocks = <&mstp2_clks 19>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   #dma-cells = <1>;
   dma-channels = <15>;
  };

  dmac1: dma-controller@e6720000 {
   compatible = "renesas,dmac-r8a7792",
         "renesas,rcar-dmac";
   reg = <0 0xe6720000 0 0x20000>;
   interrupts = <0 220 4
          0 216 4
          0 217 4
          0 218 4
          0 219 4
          0 308 4
          0 309 4
          0 310 4
          0 311 4
          0 312 4
          0 313 4
          0 314 4
          0 315 4
          0 316 4
          0 317 4
          0 318 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7",
       "ch8", "ch9", "ch10", "ch11",
       "ch12", "ch13", "ch14";
   clocks = <&mstp2_clks 18>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   #dma-cells = <1>;
   dma-channels = <15>;
  };

  scif0: serial@e6e60000 {
   compatible = "renesas,scif-r8a7792",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6e60000 0 64>;
   interrupts = <0 152 4>;
   clocks = <&mstp7_clks 21>, <&zs_clk>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x29>, <&dmac0 0x2a>,
          <&dmac1 0x29>, <&dmac1 0x2a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  scif1: serial@e6e68000 {
   compatible = "renesas,scif-r8a7792",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6e68000 0 64>;
   interrupts = <0 153 4>;
   clocks = <&mstp7_clks 20>, <&zs_clk>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x2d>, <&dmac0 0x2e>,
          <&dmac1 0x2d>, <&dmac1 0x2e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  scif2: serial@e6e58000 {
   compatible = "renesas,scif-r8a7792",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6e58000 0 64>;
   interrupts = <0 22 4>;
   clocks = <&mstp7_clks 19>, <&zs_clk>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x2b>, <&dmac0 0x2c>,
          <&dmac1 0x2b>, <&dmac1 0x2c>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  scif3: serial@e6ea8000 {
   compatible = "renesas,scif-r8a7792",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6ea8000 0 64>;
   interrupts = <0 23 4>;
   clocks = <&mstp7_clks 18>, <&zs_clk>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x2f>, <&dmac0 0x30>,
          <&dmac1 0x2f>, <&dmac1 0x30>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  hscif0: serial@e62c0000 {
   compatible = "renesas,hscif-r8a7792",
         "renesas,rcar-gen2-hscif", "renesas,hscif";
   reg = <0 0xe62c0000 0 96>;
   interrupts = <0 154 4>;
   clocks = <&mstp7_clks 17>, <&zs_clk>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x39>, <&dmac0 0x3a>,
          <&dmac1 0x39>, <&dmac1 0x3a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  hscif1: serial@e62c8000 {
   compatible = "renesas,hscif-r8a7792",
         "renesas,rcar-gen2-hscif", "renesas,hscif";
   reg = <0 0xe62c8000 0 96>;
   interrupts = <0 155 4>;
   clocks = <&mstp7_clks 16>, <&zs_clk>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x4d>, <&dmac0 0x4e>,
          <&dmac1 0x4d>, <&dmac1 0x4e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  icram0: sram@e63a0000 {
   compatible = "mmio-sram";
   reg = <0 0xe63a0000 0 0x12000>;
  };

  icram1: sram@e63c0000 {
   compatible = "mmio-sram";
   reg = <0 0xe63c0000 0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0xe63c0000 0x1000>;

   smp-sram@0 {
    compatible = "renesas,smp-sram";
    reg = <0 0x10>;
   };
  };

  sdhi0: sd@ee100000 {
   compatible = "renesas,sdhi-r8a7792";
   reg = <0 0xee100000 0 0x328>;
   interrupts = <0 165 4>;
   dmas = <&dmac0 0xcd>, <&dmac0 0xce>,
          <&dmac1 0xcd>, <&dmac1 0xce>;
   dma-names = "tx", "rx", "tx", "rx";
   clocks = <&mstp3_clks 14>;
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  jpu: jpeg-codec@fe980000 {
   compatible = "renesas,jpu-r8a7792",
         "renesas,rcar-gen2-jpu";
   reg = <0 0xfe980000 0 0x10300>;
   interrupts = <0 272 4>;
   clocks = <&mstp1_clks 6>;
   power-domains = <&sysc 32>;
  };

  avb: ethernet@e6800000 {
   compatible = "renesas,etheravb-r8a7792",
         "renesas,etheravb-rcar-gen2";
   reg = <0 0xe6800000 0 0x800>, <0 0xee0e8000 0 0x4000>;
   interrupts = <0 163 4>;
   clocks = <&mstp8_clks 12>;
   power-domains = <&sysc 32>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };


  i2c0: i2c@e6508000 {
   compatible = "renesas,i2c-r8a7792",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6508000 0 0x40>;
   interrupts = <0 287 4>;
   clocks = <&mstp9_clks 31>;
   power-domains = <&sysc 32>;
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@e6518000 {
   compatible = "renesas,i2c-r8a7792",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6518000 0 0x40>;
   interrupts = <0 288 4>;
   clocks = <&mstp9_clks 30>;
   power-domains = <&sysc 32>;
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@e6530000 {
   compatible = "renesas,i2c-r8a7792",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6530000 0 0x40>;
   interrupts = <0 286 4>;
   clocks = <&mstp9_clks 29>;
   power-domains = <&sysc 32>;
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c3: i2c@e6540000 {
   compatible = "renesas,i2c-r8a7792",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6540000 0 0x40>;
   interrupts = <0 290 4>;
   clocks = <&mstp9_clks 28>;
   power-domains = <&sysc 32>;
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@e6520000 {
   compatible = "renesas,i2c-r8a7792",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6520000 0 0x40>;
   interrupts = <0 19 4>;
   clocks = <&mstp9_clks 27>;
   power-domains = <&sysc 32>;
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c5: i2c@e6528000 {
   compatible = "renesas,i2c-r8a7792",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6528000 0 0x40>;
   interrupts = <0 20 4>;
   clocks = <&mstp9_clks 25>;
   power-domains = <&sysc 32>;
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  qspi: spi@e6b10000 {
   compatible = "renesas,qspi-r8a7792", "renesas,qspi";
   reg = <0 0xe6b10000 0 0x2c>;
   interrupts = <0 184 4>;
   clocks = <&mstp9_clks 17>;
   dmas = <&dmac0 0x17>, <&dmac0 0x18>,
          <&dmac1 0x17>, <&dmac1 0x18>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof0: spi@e6e20000 {
   compatible = "renesas,msiof-r8a7792",
         "renesas,rcar-gen2-msiof";
   reg = <0 0xe6e20000 0 0x0064>;
   interrupts = <0 156 4>;
   clocks = <&mstp0_clks 0>;
   dmas = <&dmac0 0x51>, <&dmac0 0x52>,
          <&dmac1 0x51>, <&dmac1 0x52>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof1: spi@e6e10000 {
   compatible = "renesas,msiof-r8a7792",
         "renesas,rcar-gen2-msiof";
   reg = <0 0xe6e10000 0 0x0064>;
   interrupts = <0 157 4>;
   clocks = <&mstp2_clks 8>;
   dmas = <&dmac0 0x55>, <&dmac0 0x56>,
          <&dmac1 0x55>, <&dmac1 0x56>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  du: display@feb00000 {
   compatible = "renesas,du-r8a7792";
   reg = <0 0xfeb00000 0 0x40000>;
   reg-names = "du";
   interrupts = <0 256 4>,
         <0 268 4>;
   clocks = <&mstp7_clks 24>,
     <&mstp7_clks 23>;
   clock-names = "du.0", "du.1";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     du_out_rgb0: endpoint {
     };
    };
    port@1 {
     reg = <1>;
     du_out_rgb1: endpoint {
     };
    };
   };
  };

  can0: can@e6e80000 {
   compatible = "renesas,can-r8a7792",
         "renesas,rcar-gen2-can";
   reg = <0 0xe6e80000 0 0x1000>;
   interrupts = <0 186 4>;
   clocks = <&mstp9_clks 16>,
     <&rcan_clk>, <&can_clk>;
   clock-names = "clkp1", "clkp2", "can_clk";
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  can1: can@e6e88000 {
   compatible = "renesas,can-r8a7792",
         "renesas,rcar-gen2-can";
   reg = <0 0xe6e88000 0 0x1000>;
   interrupts = <0 187 4>;
   clocks = <&mstp9_clks 15>,
     <&rcan_clk>, <&can_clk>;
   clock-names = "clkp1", "clkp2", "can_clk";
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  vin0: video@e6ef0000 {
   compatible = "renesas,vin-r8a7792",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef0000 0 0x1000>;
   interrupts = <0 188 4>;
   clocks = <&mstp8_clks 11>;
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  vin1: video@e6ef1000 {
   compatible = "renesas,vin-r8a7792",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef1000 0 0x1000>;
   interrupts = <0 189 4>;
   clocks = <&mstp8_clks 10>;
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  vin2: video@e6ef2000 {
   compatible = "renesas,vin-r8a7792",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef2000 0 0x1000>;
   interrupts = <0 190 4>;
   clocks = <&mstp8_clks 9>;
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  vin3: video@e6ef3000 {
   compatible = "renesas,vin-r8a7792",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef3000 0 0x1000>;
   interrupts = <0 191 4>;
   clocks = <&mstp8_clks 8>;
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  vin4: video@e6ef4000 {
   compatible = "renesas,vin-r8a7792",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef4000 0 0x1000>;
   interrupts = <0 144 4>;
   clocks = <&mstp8_clks 5>;
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  vin5: video@e6ef5000 {
   compatible = "renesas,vin-r8a7792",
         "renesas,rcar-gen2-vin";
   reg = <0 0xe6ef5000 0 0x1000>;
   interrupts = <0 145 4>;
   clocks = <&mstp8_clks 4>;
   power-domains = <&sysc 32>;
   status = "disabled";
  };

  vsp1@fe928000 {
   compatible = "renesas,vsp1";
   reg = <0 0xfe928000 0 0x8000>;
   interrupts = <0 267 4>;
   clocks = <&mstp1_clks 31>;
   power-domains = <&sysc 32>;
  };

  vsp1@fe930000 {
   compatible = "renesas,vsp1";
   reg = <0 0xfe930000 0 0x8000>;
   interrupts = <0 246 4>;
   clocks = <&mstp1_clks 28>;
   power-domains = <&sysc 32>;
  };

  vsp1@fe938000 {
   compatible = "renesas,vsp1";
   reg = <0 0xfe938000 0 0x8000>;
   interrupts = <0 247 4>;
   clocks = <&mstp1_clks 27>;
   power-domains = <&sysc 32>;
  };


  cpg_clocks: cpg_clocks@e6150000 {
   compatible = "renesas,r8a7792-cpg-clocks",
         "renesas,rcar-gen2-cpg-clocks";
   reg = <0 0xe6150000 0 0x1000>;
   clocks = <&extal_clk>;
   #clock-cells = <1>;
   clock-output-names = "main", "pll0", "pll1", "pll3",
          "lb", "qspi";
   #power-domain-cells = <0>;
  };


  pll1_div2_clk: pll1_div2 {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <2>;
   clock-mult = <1>;
  };
  z_clk: z {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 1>;
   #clock-cells = <0>;
   clock-div = <1>;
   clock-mult = <1>;
  };
  zx_clk: zx {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <3>;
   clock-mult = <1>;
  };
  zs_clk: zs {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <6>;
   clock-mult = <1>;
  };
  hp_clk: hp {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <12>;
   clock-mult = <1>;
  };
  p_clk: p {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <24>;
   clock-mult = <1>;
  };
  cp_clk: cp {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <48>;
   clock-mult = <1>;
  };
  mp_clk: mp {
   compatible = "fixed-factor-clock";
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
   clock-div = <15>;
   clock-mult = <1>;
  };
  m2_clk: m2 {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <8>;
   clock-mult = <1>;
  };
  sd_clk: sd {
   compatible = "fixed-factor-clock";
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
   clock-div = <8>;
   clock-mult = <1>;
  };
  rcan_clk: rcan {
   compatible = "fixed-factor-clock";
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
   clock-div = <49>;
   clock-mult = <1>;
  };
  zg_clk: zg {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <5>;
   clock-mult = <1>;
  };


  mstp0_clks: mstp0_clks@e6150130 {
   compatible = "renesas,r8a7792-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150130 0 4>, <0 0xe6150030 0 4>;
   clocks = <&mp_clk>;
   #clock-cells = <1>;
   clock-indices = <0>;
   clock-output-names = "msiof0";
  };
  mstp1_clks: mstp1_clks@e6150134 {
   compatible = "renesas,r8a7792-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>;
   clocks = <&m2_clk>, <&zs_clk>, <&zs_clk>, <&zs_clk>;
   #clock-cells = <1>;
   clock-indices = <
    6
    27 28
    31
   >;
   clock-output-names = "jpu", "vsp1du1", "vsp1du0",
          "vsp1-sy";
  };
  mstp2_clks: mstp2_clks@e6150138 {
   compatible = "renesas,r8a7792-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150138 0 4>, <0 0xe6150040 0 4>;
   clocks = <&mp_clk>, <&zs_clk>, <&zs_clk>;
   #clock-cells = <1>;
   clock-indices = <
    8
    18 19
   >;
   clock-output-names = "msiof1", "sys-dmac1", "sys-dmac0";
  };
  mstp3_clks: mstp3_clks@e615013c {
   compatible = "renesas,r8a7792-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
   clocks = <&sd_clk>;
   #clock-cells = <1>;
   renesas,clock-indices = <14>;
   clock-output-names = "sdhi0";
  };
  mstp4_clks: mstp4_clks@e6150140 {
   compatible = "renesas,r8a7792-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150140 0 4>, <0 0xe615004c 0 4>;
   clocks = <&cp_clk>, <&zs_clk>;
   #clock-cells = <1>;
   clock-indices = <
    7 8
   >;
   clock-output-names = "irqc", "intc-sys";
  };
  mstp7_clks: mstp7_clks@e615014c {
   compatible = "renesas,r8a7792-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
   clocks = <&zs_clk>, <&zs_clk>, <&p_clk>, <&p_clk>,
     <&p_clk>, <&p_clk>, <&zx_clk>, <&zx_clk>;
   #clock-cells = <1>;
   clock-indices = <
    16 17
    18 19
    20 21
    23 24
   >;
   clock-output-names = "hscif1", "hscif0", "scif3",
          "scif2", "scif1", "scif0",
          "du1", "du0";
  };
  mstp8_clks: mstp8_clks@e6150990 {
   compatible = "renesas,r8a7792-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
   clocks = <&zg_clk>, <&zg_clk>, <&zg_clk>, <&zg_clk>,
            <&zg_clk>, <&zg_clk>, <&hp_clk>;
   #clock-cells = <1>;
   clock-indices = <
    4 5
    8 9
    10 11
    12
   >;
   clock-output-names = "vin5", "vin4", "vin3", "vin2",
          "vin1", "vin0", "etheravb";
  };
  mstp9_clks: mstp9_clks@e6150994 {
   compatible = "renesas,r8a7792-mstp-clocks",
         "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
   clocks = <&cp_clk>, <&cp_clk>, <&cp_clk>, <&cp_clk>,
     <&cp_clk>, <&cp_clk>, <&cp_clk>, <&cp_clk>,
     <&cp_clk>, <&cp_clk>, <&p_clk>, <&p_clk>,
     <&cpg_clocks 5>,
     <&cp_clk>, <&cp_clk>, <&hp_clk>, <&hp_clk>,
     <&hp_clk>, <&hp_clk>, <&hp_clk>, <&hp_clk>;
   #clock-cells = <1>;
   clock-indices = <
    4 5
    7 8
    9 10
    11 12
    13 14
    15 16
    17
    19 21
    25 27
    28 29
    30 31
   >;
   clock-output-names =
    "gpio7", "gpio6", "gpio5", "gpio4",
    "gpio3", "gpio2", "gpio1", "gpio0",
    "gpio11", "gpio10", "can1", "can0",
    "qspi_mod", "gpio9", "gpio8",
    "i2c5", "i2c4", "i2c3", "i2c2",
    "i2c1", "i2c0";
  };
 };


 extal_clk: extal {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };


 scif_clk: scif {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };


 can_clk: can {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };
};
# 14 "arch/arm/boot/dts/r8a7792-wheat.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 15 "arch/arm/boot/dts/r8a7792-wheat.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 16 "arch/arm/boot/dts/r8a7792-wheat.dts" 2

/ {
 model = "Wheat";
 compatible = "renesas,wheat", "renesas,r8a7792";

 aliases {
  serial0 = &scif0;
 };

 chosen {
  bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
  stdout-path = "serial0:115200n8";
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x40000000>;
 };

 d3_3v: regulator-3v3 {
  compatible = "regulator-fixed";
  regulator-name = "D3.3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
 };

 ethernet@18000000 {
  compatible = "smsc,lan89218", "smsc,lan9115";
  reg = <0 0x18000000 0 0x100>;
  phy-mode = "mii";
  interrupt-parent = <&irqc>;
  interrupts = <0 2>;
  smsc,irq-push-pull;
  smsc,save-mac-address;
  reg-io-width = <4>;
  vddvario-supply = <&d3_3v>;
  vdd33a-supply = <&d3_3v>;

  pinctrl-0 = <&lan89218_pins>;
  pinctrl-names = "default";
 };

 keyboard {
  compatible = "gpio-keys";

  key-a {
   linux,code = <30>;
   label = "SW2";
   wakeup-source;
   debounce-interval = <20>;
   gpios = <&gpio3 20 1>;
  };
  key-b {
   linux,code = <48>;
   label = "SW3";
   wakeup-source;
   debounce-interval = <20>;
   gpios = <&gpio11 2 1>;
  };
 };

 vcc_sdhi0: regulator-vcc-sdhi0 {
  compatible = "regulator-fixed";

  regulator-name = "SDHI0 Vcc";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&gpio11 12 0>;
  enable-active-high;
 };

 hdmi-out0 {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_con0: endpoint {
    remote-endpoint = <&adv7513_0_out>;
   };
  };
 };

 hdmi-out1 {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_con1: endpoint {
    remote-endpoint = <&adv7513_1_out>;
   };
  };
 };

 osc2_clk: osc2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <74250000>;
 };
};

&extal_clk {
 clock-frequency = <20000000>;
};

&pfc {
 scif0_pins: scif0 {
  groups = "scif0_data";
  function = "scif0";
 };

 lan89218_pins: lan89218 {
  intc {
   groups = "intc_irq0";
   function = "intc";
  };
  lbsc {
   groups = "lbsc_ex_cs0";
   function = "lbsc";
  };
 };

 can0_pins: can0 {
  groups = "can0_data";
  function = "can0";
 };

 can1_pins: can1 {
  groups = "can1_data";
  function = "can1";
 };

 sdhi0_pins: sdhi0 {
  groups = "sdhi0_data4", "sdhi0_ctrl";
  function = "sdhi0";
 };

 qspi_pins: qspi {
  groups = "qspi_ctrl", "qspi_data4";
  function = "qspi";
 };

 du0_pins: du0 {
  groups = "du0_rgb888", "du0_sync", "du0_disp";
  function = "du0";
 };

 du1_pins: du1 {
  groups = "du1_rgb666", "du1_sync", "du1_disp";
  function = "du1";
 };
};

&scif0 {
 pinctrl-0 = <&scif0_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&can0 {
 pinctrl-0 = <&can0_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&can1 {
 pinctrl-0 = <&can1_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&sdhi0 {
 pinctrl-0 = <&sdhi0_pins>;
 pinctrl-names = "default";

 vmmc-supply = <&vcc_sdhi0>;
 cd-gpios = <&gpio11 11 1>;
 status = "okay";
};

&qspi {
 pinctrl-0 = <&qspi_pins>;
 pinctrl-names = "default";
 status = "okay";

 flash@0 {
  compatible = "spansion,s25fl512s", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <30000000>;
  spi-tx-bus-width = <4>;
  spi-rx-bus-width = <4>;
  spi-cpol;
  spi-cpha;
  m25p,fast-read;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "loader";
    reg = <0x00000000 0x00040000>;
    read-only;
   };
   partition@40000 {
    label = "user";
    reg = <0x00040000 0x00400000>;
    read-only;
   };
   partition@440000 {
    label = "flash";
    reg = <0x00440000 0x03bc0000>;
   };
  };
 };
};

&i2c4 {
 status = "okay";
 clock-frequency = <400000>;

 hdmi@3d {
  compatible = "adi,adv7513";
  reg = <0x3d>;

  adi,input-depth = <8>;
  adi,input-colorspace = "rgb";
  adi,input-clock = "1x";
  adi,input-style = <1>;
  adi,input-justification = "evenly";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    adv7513_0_in: endpoint {
     remote-endpoint = <&du_out_rgb0>;
    };
   };

   port@1 {
    reg = <1>;
    adv7513_0_out: endpoint {
     remote-endpoint = <&hdmi_con0>;
    };
   };
  };
 };

 hdmi@39 {
  compatible = "adi,adv7513";
  reg = <0x39>;

  adi,input-depth = <8>;
  adi,input-colorspace = "rgb";
  adi,input-clock = "1x";
  adi,input-style = <1>;
  adi,input-justification = "evenly";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    adv7513_1_in: endpoint {
     remote-endpoint = <&du_out_rgb1>;
    };
   };

   port@1 {
    reg = <1>;
    adv7513_1_out: endpoint {
     remote-endpoint = <&hdmi_con1>;
    };
   };
  };
 };
};

&du {
 pinctrl-0 = <&du0_pins &du1_pins>;
 pinctrl-names = "default";

 clocks = <&mstp7_clks 24>, <&mstp7_clks 23>,
   <&osc2_clk>;
 clock-names = "du.0", "du.1", "dclkin.0";
 status = "okay";

 ports {
  port@0 {
   endpoint {
    remote-endpoint = <&adv7513_0_in>;
   };
  };
  port@1 {
   endpoint {
    remote-endpoint = <&adv7513_1_in>;
   };
  };
 };
};
