[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TaskDeclTypes/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 63
LIB: work
FILE: ${SURELOG_DIR}/tests/TaskDeclTypes/dut.sv
n<> u<62> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<62> s<61> l<1:1>
  n<> u<61> t<Source_text> p<62> c<60> l<1:1> el<7:10>
    n<> u<60> t<Description> p<61> c<59> l<1:1> el<7:10>
      n<> u<59> t<Module_declaration> p<60> c<5> l<1:1> el<7:10>
        n<> u<5> t<Module_ansi_header> p<59> c<2> s<57> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<57> t<Non_port_module_item> p<59> c<56> s<58> l<2:3> el<6:10>
          n<> u<56> t<Module_or_generate_item> p<57> c<55> l<2:3> el<6:10>
            n<> u<55> t<Module_common_item> p<56> c<54> l<2:3> el<6:10>
              n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<2:3> el<6:10>
                n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<2:3> el<6:10>
                  n<> u<52> t<Task_declaration> p<53> c<51> l<2:3> el<6:10>
                    n<> u<51> t<Task_body_declaration> p<52> c<6> l<2:8> el<6:10>
                      n<simutil_memload> u<6> t<STRING_CONST> p<51> s<14> l<2:8> el<2:23>
                      n<> u<14> t<Tf_item_declaration> p<51> c<13> s<33> l<3:5> el<3:23>
                        n<> u<13> t<Tf_port_declaration> p<14> c<7> l<3:5> el<3:23>
                          n<> u<7> t<TfPortDir_Inp> p<13> s<10> l<3:5> el<3:10>
                          n<> u<10> t<Data_type_or_implicit> p<13> c<9> s<12> l<3:11> el<3:17>
                            n<string> u<9> t<Data_type> p<10> c<8> l<3:11> el<3:17>
                              n<string> u<8> t<String_type> p<9> l<3:11> el<3:17>
                          n<> u<12> t<Tf_variable_identifier_list> p<13> c<11> l<3:18> el<3:22>
                            n<file> u<11> t<STRING_CONST> p<12> l<3:18> el<3:22>
                      n<> u<33> t<Tf_item_declaration> p<51> c<32> s<49> l<4:5> el<4:29>
                        n<> u<32> t<Tf_port_declaration> p<33> c<15> l<4:5> el<4:29>
                          n<> u<15> t<TfPortDir_Inp> p<32> s<18> l<4:5> el<4:10>
                          n<> u<18> t<Data_type_or_implicit> p<32> c<17> s<31> l<4:11> el<4:14>
                            n<> u<17> t<Data_type> p<18> c<16> l<4:11> el<4:14>
                              n<> u<16> t<IntegerAtomType_Int> p<17> l<4:11> el<4:14>
                          n<> u<31> t<Tf_variable_identifier_list> p<32> c<19> l<4:15> el<4:27>
                            n<files> u<19> t<STRING_CONST> p<31> s<30> l<4:15> el<4:20>
                            n<> u<30> t<Variable_dimension> p<31> c<29> l<4:22> el<4:27>
                              n<> u<29> t<Unpacked_dimension> p<30> c<28> l<4:22> el<4:27>
                                n<> u<28> t<Constant_range> p<29> c<23> l<4:23> el<4:26>
                                  n<> u<23> t<Constant_expression> p<28> c<22> s<27> l<4:23> el<4:24>
                                    n<> u<22> t<Constant_primary> p<23> c<21> l<4:23> el<4:24>
                                      n<> u<21> t<Primary_literal> p<22> c<20> l<4:23> el<4:24>
                                        n<1> u<20> t<INT_CONST> p<21> l<4:23> el<4:24>
                                  n<> u<27> t<Constant_expression> p<28> c<26> l<4:25> el<4:26>
                                    n<> u<26> t<Constant_primary> p<27> c<25> l<4:25> el<4:26>
                                      n<> u<25> t<Primary_literal> p<26> c<24> l<4:25> el<4:26>
                                        n<0> u<24> t<INT_CONST> p<25> l<4:25> el<4:26>
                      n<> u<49> t<Tf_item_declaration> p<51> c<48> s<50> l<5:5> el<5:25>
                        n<> u<48> t<Tf_port_declaration> p<49> c<34> l<5:5> el<5:25>
                          n<> u<34> t<TfPortDir_Inp> p<48> s<45> l<5:5> el<5:10>
                          n<> u<45> t<Data_type_or_implicit> p<48> c<44> s<47> l<5:11> el<5:16>
                            n<> u<44> t<Packed_dimension> p<45> c<43> l<5:11> el<5:16>
                              n<> u<43> t<Constant_range> p<44> c<38> l<5:12> el<5:15>
                                n<> u<38> t<Constant_expression> p<43> c<37> s<42> l<5:12> el<5:13>
                                  n<> u<37> t<Constant_primary> p<38> c<36> l<5:12> el<5:13>
                                    n<> u<36> t<Primary_literal> p<37> c<35> l<5:12> el<5:13>
                                      n<1> u<35> t<INT_CONST> p<36> l<5:12> el<5:13>
                                n<> u<42> t<Constant_expression> p<43> c<41> l<5:14> el<5:15>
                                  n<> u<41> t<Constant_primary> p<42> c<40> l<5:14> el<5:15>
                                    n<> u<40> t<Primary_literal> p<41> c<39> l<5:14> el<5:15>
                                      n<0> u<39> t<INT_CONST> p<40> l<5:14> el<5:15>
                          n<> u<47> t<Tf_variable_identifier_list> p<48> c<46> l<5:18> el<5:24>
                            n<implic> u<46> t<STRING_CONST> p<47> l<5:18> el<5:24>
                      n<> u<50> t<ENDTASK> p<51> l<6:3> el<6:10>
        n<> u<58> t<ENDMODULE> p<59> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TaskDeclTypes/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TaskDeclTypes/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
Design                                                 1
IODecl                                                 3
Identifier                                             2
IntTypespec                                            1
LogicTypespec                                          1
Module                                                 1
Range                                                  2
RefTypespec                                            3
SourceFile                                             1
StringTypespec                                         1
Task                                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TaskDeclTypes/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/TaskDeclTypes/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaskDeclTypes/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiName:work@top
  |vpiInternalScope:
  \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TaskDeclTypes/dut.sv, line:1:1, endln:7:10
    |vpiName:
    \_Identifier: (simutil_memload)
      |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiTypedef:
    \_StringTypespec: 
      |vpiParent:
      \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
    |vpiTypedef:
    \_IntTypespec: 
      |vpiParent:
      \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiSigned:1
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiRange:
      \_Range: , line:5:11, endln:5:16
        |vpiParent:
        \_LogicTypespec: 
        |vpiLeftRange:
        \_Constant: , line:5:12, endln:5:13
          |vpiParent:
          \_Range: , line:5:11, endln:5:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:5:14, endln:5:15
          |vpiParent:
          \_Range: , line:5:11, endln:5:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_StringTypespec: 
    |vpiImportTypespec:
    \_IntTypespec: 
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiVisibility:1
    |vpiIODecl:
    \_IODecl: (file), line:3:18, endln:3:22
      |vpiParent:
      \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiDirection:1
      |vpiName:file
      |vpiTypedef:
      \_RefTypespec: (work@top.simutil_memload.file.string), line:3:11, endln:3:17
        |vpiParent:
        \_IODecl: (file), line:3:18, endln:3:22
        |vpiName:string
        |vpiFullName:work@top.simutil_memload.file.string
        |vpiActual:
        \_StringTypespec: 
    |vpiIODecl:
    \_IODecl: (files), line:4:15, endln:4:20
      |vpiParent:
      \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiDirection:1
      |vpiName:files
      |vpiRange:
      \_Range: , line:4:22, endln:4:27
        |vpiParent:
        \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
        |vpiLeftRange:
        \_Constant: , line:4:23, endln:4:24
          |vpiParent:
          \_Range: , line:4:22, endln:4:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:4:25, endln:4:26
          |vpiParent:
          \_Range: , line:4:22, endln:4:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiTypedef:
      \_RefTypespec: (work@top.simutil_memload.files), line:4:11, endln:4:14
        |vpiParent:
        \_IODecl: (files), line:4:15, endln:4:20
        |vpiFullName:work@top.simutil_memload.files
        |vpiActual:
        \_IntTypespec: 
    |vpiIODecl:
    \_IODecl: (implic), line:5:18, endln:5:24
      |vpiParent:
      \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
      |vpiDirection:1
      |vpiName:implic
      |vpiTypedef:
      \_RefTypespec: (work@top.simutil_memload.implic), line:5:11, endln:5:16
        |vpiParent:
        \_IODecl: (implic), line:5:18, endln:5:24
        |vpiFullName:work@top.simutil_memload.implic
        |vpiActual:
        \_LogicTypespec: 
  |vpiImportTypespec:
  \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Task: (work@top.simutil_memload), line:2:3, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
