{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696353600436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696353600436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 14:20:00 2023 " "Processing started: Tue Oct  3 14:20:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696353600436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696353600436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tricolor -c tricolor " "Command: quartus_map --read_settings_files=on --write_settings_files=off tricolor -c tricolor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696353600436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696353600818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696353600818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tricolor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tricolor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tricolor " "Found entity 1: tricolor" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696353608351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tricolor " "Elaborating entity \"tricolor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696353608427 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "counter7 " "Pin \"counter7\" is missing source" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 512 1264 1440 528 "counter7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1696353608433 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "counter6 " "Pin \"counter6\" is missing source" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 528 1264 1440 544 "counter6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1696353608433 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "counter5 " "Pin \"counter5\" is missing source" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 544 1264 1440 560 "counter5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1696353608433 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "counter4 " "Pin \"counter4\" is missing source" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 560 1264 1440 576 "counter4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1696353608433 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "counter3 " "Pin \"counter3\" is missing source" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 576 1264 1440 592 "counter3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1696353608433 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "counter2 " "Pin \"counter2\" is missing source" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 592 1264 1440 608 "counter2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1696353608433 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "counter1 " "Pin \"counter1\" is missing source" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 608 1264 1440 624 "counter1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1696353608433 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "counter0 " "Pin \"counter0\" is missing source" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 624 1264 1440 640 "counter0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1696353608433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/display/aula04.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/display/aula04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula04 " "Found entity 1: aula04" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/display/aula04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608455 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula04 aula04:inst9 " "Elaborating entity \"aula04\" for hierarchy \"aula04:inst9\"" {  } { { "tricolor.bdf" "inst9" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 120 1400 1528 280 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608456 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/registrador/dependencies/registrador.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/registrador/dependencies/registrador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst3 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst3\"" {  } { { "tricolor.bdf" "inst3" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 312 744 840 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608470 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/registrador/dependencies/mux2x1.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/registrador/dependencies/mux2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608484 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 registrador:inst3\|MUX2x1:inst5 " "Elaborating entity \"MUX2x1\" for hierarchy \"registrador:inst3\|MUX2x1:inst5\"" {  } { { "registrador.bdf" "inst5" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/registrador.bdf" { { 192 232 328 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/ula.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst5 " "Elaborating entity \"ula\" for hierarchy \"ula:inst5\"" {  } { { "tricolor.bdf" "inst5" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 152 808 976 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608501 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/unidadecontrole/dependencies/muxbarula.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/unidadecontrole/dependencies/muxbarula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxbarula " "Found entity 1: muxbarula" {  } { { "muxbarula.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/unidadecontrole/dependencies/muxbarula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbarula ula:inst5\|muxbarula:inst " "Elaborating entity \"muxbarula\" for hierarchy \"ula:inst5\|muxbarula:inst\"" {  } { { "ula.bdf" "inst" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 280 1344 1480 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608516 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula06.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula06.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula06 " "Found entity 1: aula06" {  } { { "aula06.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula06 ula:inst5\|aula06:inst100 " "Elaborating entity \"aula06\" for hierarchy \"ula:inst5\|aula06:inst100\"" {  } { { "ula.bdf" "inst100" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 64 872 992 256 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula05.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula05.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula05 " "Found entity 1: aula05" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula05 ula:inst5\|aula06:inst100\|aula05:inst6 " "Elaborating entity \"aula05\" for hierarchy \"ula:inst5\|aula06:inst100\|aula05:inst6\"" {  } { { "aula06.bdf" "inst6" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula06.bdf" { { 528 640 736 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula08.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula08.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula08 " "Found entity 1: aula08" {  } { { "aula08.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula08.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula08 ula:inst5\|aula08:inst2 " "Elaborating entity \"aula08\" for hierarchy \"ula:inst5\|aula08:inst2\"" {  } { { "ula.bdf" "inst2" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 280 872 1008 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608566 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula07.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula07.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula07 " "Found entity 1: aula07" {  } { { "aula07.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula07.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula07 ula:inst5\|aula08:inst2\|aula07:inst5 " "Elaborating entity \"aula07\" for hierarchy \"ula:inst5\|aula08:inst2\|aula07:inst5\"" {  } { { "aula08.bdf" "inst5" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula08.bdf" { { 520 616 784 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608580 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula10.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula10 " "Found entity 1: aula10" {  } { { "aula10.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula10 ula:inst5\|aula10:inst3 " "Elaborating entity \"aula10\" for hierarchy \"ula:inst5\|aula10:inst3\"" {  } { { "ula.bdf" "inst3" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 496 872 1000 688 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/aula11.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/aula11.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula11 " "Found entity 1: aula11" {  } { { "aula11.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula11 ula:inst5\|aula11:inst4 " "Elaborating entity \"aula11\" for hierarchy \"ula:inst5\|aula11:inst4\"" {  } { { "ula.bdf" "inst4" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/ula.bdf" { { 704 888 984 896 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608617 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/ula/dependencies/mux2.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/ula/dependencies/mux2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/mux2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ula:inst5\|aula11:inst4\|mux2:inst29 " "Elaborating entity \"mux2\" for hierarchy \"ula:inst5\|aula11:inst4\|mux2:inst29\"" {  } { { "aula11.bdf" "inst29" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula11.bdf" { { 1024 504 616 1120 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608634 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/unidadecontrole/dependencies/unidadecontrole.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/unidadecontrole/dependencies/unidadecontrole.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "unidadecontrole.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/unidadecontrole/dependencies/unidadecontrole.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:inst2 " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:inst2\"" {  } { { "tricolor.bdf" "inst2" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 144 416 632 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/unidadecontrole/dependencies/extract.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/unidadecontrole/dependencies/extract.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extract " "Found entity 1: extract" {  } { { "extract.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/unidadecontrole/dependencies/extract.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353608678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353608678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extract UnidadeControle:inst2\|extract:inst " "Elaborating entity \"extract\" for hierarchy \"UnidadeControle:inst2\|extract:inst\"" {  } { { "unidadecontrole.bdf" "inst" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/unidadecontrole/dependencies/unidadecontrole.bdf" { { 8 272 488 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353608679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/rom/dependencies/rom.vhd 2 1 " "Using design file /users/14559479/documents/github/processador/rom/dependencies/rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353609042 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353609042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353609042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst " "Elaborating entity \"rom\" for hierarchy \"rom:inst\"" {  } { { "tricolor.bdf" "inst" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 624 840 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353609047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "C:/Users/14559479/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353609089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353609101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Mem01.mif " "Parameter \"init_file\" = \"../Mem01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696353609102 ""}  } { { "rom.vhd" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/rom/dependencies/rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696353609102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i224 " "Found entity 1: altsyncram_i224" {  } { { "db/altsyncram_i224.tdf" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/db/altsyncram_i224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353609151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696353609151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i224 rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated " "Elaborating entity \"altsyncram_i224\" for hierarchy \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_i224:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353609152 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/debouncer/debouncer.v 1 1 " "Using design file /users/14559479/documents/github/processador/debouncer/debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/debouncer/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353609170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353609170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst15 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst15\"" {  } { { "tricolor.bdf" "inst15" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -192 200 392 -80 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353609171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/14559479/Documents/GitHub/Processador/debouncer/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696353609171 "|tricolor|debouncer:inst15"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/contador/dependencies/contador.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/contador/dependencies/contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353609186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353609186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst1 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst1\"" {  } { { "tricolor.bdf" "inst1" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { -8 248 384 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353609187 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/14559479/documents/github/processador/contador/dependencies/jump.bdf 1 1 " "Using design file /users/14559479/documents/github/processador/contador/dependencies/jump.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Jump " "Found entity 1: Jump" {  } { { "jump.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696353609201 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696353609201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump Contador:inst1\|Jump:inst14 " "Elaborating entity \"Jump\" for hierarchy \"Contador:inst1\|Jump:inst14\"" {  } { { "contador.bdf" "inst14" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 72 440 536 184 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353609202 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"UnidadeControle:inst2\|muxbarula:inst2\|o\[3\]\" " "Converted tri-state node \"UnidadeControle:inst2\|muxbarula:inst2\|o\[3\]\" into a selector" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { { 112 440 504 160 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696353609516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"UnidadeControle:inst2\|muxbarula:inst2\|o\[2\]\" " "Converted tri-state node \"UnidadeControle:inst2\|muxbarula:inst2\|o\[2\]\" into a selector" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { { 112 440 504 160 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696353609516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"UnidadeControle:inst2\|muxbarula:inst2\|o\[1\]\" " "Converted tri-state node \"UnidadeControle:inst2\|muxbarula:inst2\|o\[1\]\" into a selector" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { { 112 440 504 160 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696353609516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"UnidadeControle:inst2\|muxbarula:inst2\|o\[0\]\" " "Converted tri-state node \"UnidadeControle:inst2\|muxbarula:inst2\|o\[0\]\" into a selector" {  } { { "aula05.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/ula/dependencies/aula05.bdf" { { 112 440 504 160 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696353609516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ula:inst5\|muxbarula:inst\|o\[3\]\" " "Converted tri-state node \"ula:inst5\|muxbarula:inst\|o\[3\]\" into a selector" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { { 280 544 608 328 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696353609516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ula:inst5\|muxbarula:inst\|o\[2\]\" " "Converted tri-state node \"ula:inst5\|muxbarula:inst\|o\[2\]\" into a selector" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { { 280 544 608 328 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696353609516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ula:inst5\|muxbarula:inst\|o\[1\]\" " "Converted tri-state node \"ula:inst5\|muxbarula:inst\|o\[1\]\" into a selector" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { { 280 544 608 328 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696353609516 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ula:inst5\|muxbarula:inst\|o\[0\]\" " "Converted tri-state node \"ula:inst5\|muxbarula:inst\|o\[0\]\" into a selector" {  } { { "mux2x1.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/registrador/dependencies/mux2x1.bdf" { { 280 544 608 328 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696353609516 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1696353609516 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst1\|inst3183278 Contador:inst1\|inst3183278~_emulated Contador:inst1\|inst3183278~1 " "Register \"Contador:inst1\|inst3183278\" is converted into an equivalent circuit using register \"Contador:inst1\|inst3183278~_emulated\" and latch \"Contador:inst1\|inst3183278~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 384 360 424 464 "inst3183278" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696353609740 "|tricolor|Contador:inst1|inst3183278"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst1\|inst1 Contador:inst1\|inst1~_emulated Contador:inst1\|inst1~1 " "Register \"Contador:inst1\|inst1\" is converted into an equivalent circuit using register \"Contador:inst1\|inst1~_emulated\" and latch \"Contador:inst1\|inst1~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 384 472 536 464 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696353609740 "|tricolor|Contador:inst1|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst1\|inst3 Contador:inst1\|inst3~_emulated Contador:inst1\|inst3~1 " "Register \"Contador:inst1\|inst3\" is converted into an equivalent circuit using register \"Contador:inst1\|inst3~_emulated\" and latch \"Contador:inst1\|inst3~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 376 640 704 456 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696353609740 "|tricolor|Contador:inst1|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst1\|inst5 Contador:inst1\|inst5~_emulated Contador:inst1\|inst5~1 " "Register \"Contador:inst1\|inst5\" is converted into an equivalent circuit using register \"Contador:inst1\|inst5~_emulated\" and latch \"Contador:inst1\|inst5~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/contador/dependencies/contador.bdf" { { 368 808 872 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1696353609740 "|tricolor|Contador:inst1|inst5"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1696353609740 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "counter7 GND " "Pin \"counter7\" is stuck at GND" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 512 1264 1440 528 "counter7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696353609785 "|tricolor|counter7"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter6 GND " "Pin \"counter6\" is stuck at GND" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 528 1264 1440 544 "counter6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696353609785 "|tricolor|counter6"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter5 GND " "Pin \"counter5\" is stuck at GND" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 544 1264 1440 560 "counter5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696353609785 "|tricolor|counter5"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter4 GND " "Pin \"counter4\" is stuck at GND" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 560 1264 1440 576 "counter4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696353609785 "|tricolor|counter4"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter3 GND " "Pin \"counter3\" is stuck at GND" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 576 1264 1440 592 "counter3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696353609785 "|tricolor|counter3"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter2 GND " "Pin \"counter2\" is stuck at GND" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 592 1264 1440 608 "counter2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696353609785 "|tricolor|counter2"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter1 GND " "Pin \"counter1\" is stuck at GND" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 608 1264 1440 624 "counter1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696353609785 "|tricolor|counter1"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter0 GND " "Pin \"counter0\" is stuck at GND" {  } { { "tricolor.bdf" "" { Schematic "C:/Users/14559479/Documents/GitHub/Processador/main/tricolor/tricolor.bdf" { { 624 1264 1440 640 "counter0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696353609785 "|tricolor|counter0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696353609785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696353609844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696353610144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696353610144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696353610206 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696353610206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696353610206 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696353610206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696353610206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696353610229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 14:20:10 2023 " "Processing ended: Tue Oct  3 14:20:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696353610229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696353610229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696353610229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696353610229 ""}
