
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -30 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /users/btech/sanghi/Lab2_2/seven_bit_adder/pa.fromHdl.tcl
# create_project -name seven_bit_adder -dir "/users/btech/sanghi/Lab2_2/seven_bit_adder/planAhead_run_2" -part xc3s500efg320-4
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.406 ; gain = 43.832
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "seven_bit_adder.ucf" [current_fileset -constrset]
Adding file '/users/btech/sanghi/Lab2_2/seven_bit_adder/seven_bit_adder.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {full_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {seven_bit_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top seven_bit_adder $srcset
# add_files [list {seven_bit_adder.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/users/btech/sanghi/Lab2_2/seven_bit_adder/full_adder.v" into library work
Analyzing Verilog file "/users/btech/sanghi/Lab2_2/seven_bit_adder/seven_bit_adder.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/users/btech/sanghi/Lab2_2/seven_bit_adder/seven_bit_adder.ucf]
Finished Parsing UCF File [/users/btech/sanghi/Lab2_2/seven_bit_adder/seven_bit_adder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e0dac592
open_rtl_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2794.211 ; gain = 139.477
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {PB[3]}]]
startgroup
set_property package_pin K17 [get_ports {PB[0]}]
endgroup
startgroup
set_property package_pin D18 [get_ports {PB[1]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {PB[2]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {PB[3]}]
endgroup
set_property iostandard LVTTL [get_ports [list {PB[3]} {PB[2]} {PB[1]} {PB[0]}]]
set_property pulltype PULLDOWN [get_ports [list {PB[3]} {PB[2]} {PB[1]} {PB[0]}]]
startgroup
set_property package_pin F12 [get_ports {sum[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {sum[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {sum[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {sum[6]}]
endgroup
set_property iostandard LVTTL [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
set_property drive 8 [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
startgroup
set_property package_pin F9 [get_ports carry]
endgroup
set_property iostandard LVTTL [get_ports [list carry]]
set_property drive 8 [get_ports [list carry]]
startgroup
set_property package_pin L13 [get_ports {Y[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {Y[1]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {Y[2]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {Y[3]}]
endgroup
set_property iostandard LVTTL [get_ports [list {Y[3]} {Y[2]} {Y[1]} {Y[0]}]]
set_property pulltype PULLUP [get_ports [list {Y[3]} {Y[2]} {Y[1]} {Y[0]}]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jan 30 14:19:54 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
