// Seed: 1487768623
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    input wor id_4,
    input uwire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  module_0(
      id_1, id_3, id_1
  );
  assign id_4[1] = id_4;
  wire id_5, id_6;
  wire id_7;
endmodule
