// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subconv_3x3_16_strid_HH_
#define _subconv_3x3_16_strid_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_mux_fYi.h"

namespace ap_rtl {

struct subconv_3x3_16_strid : public sc_module {
    // Port declarations 88
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<8> > weight_V_q0;
    sc_out< sc_lv<6> > bias_V_address0;
    sc_out< sc_logic > bias_V_ce0;
    sc_in< sc_lv<8> > bias_V_q0;
    sc_out< sc_lv<13> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_23_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_23_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_23_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_22_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_22_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_22_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_11_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_11_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_11_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_6_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_6_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_6_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_5_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_5_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_5_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_4_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_4_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_4_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_3_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_3_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_3_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_2_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_2_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_2_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_1_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_1_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_1_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_21_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_21_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_21_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_20_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_20_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_20_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_19_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_19_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_19_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_18_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_18_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_18_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_17_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_17_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_17_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_16_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_16_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_16_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_15_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_15_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_15_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_14_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_14_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_14_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_13_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_13_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_13_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_12_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_12_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_12_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_10_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_10_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_10_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_9_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_9_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_9_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_8_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_8_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_8_q0;
    sc_out< sc_lv<10> > ShuffleConvs_1_Downs_7_address0;
    sc_out< sc_logic > ShuffleConvs_1_Downs_7_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_1_Downs_7_q0;


    // Module declarations
    subconv_3x3_16_strid(sc_module_name name);
    SC_HAS_PROCESS(subconv_3x3_16_strid);

    ~subconv_3x3_16_strid();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_mux_fYi<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,32,8>* ShuffleNetV2_mux_fYi_x_U304;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<13> > next_mul_fu_574_p2;
    sc_signal< sc_lv<13> > next_mul_reg_1327;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > tmp_171_cast_fu_607_p1;
    sc_signal< sc_lv<10> > tmp_171_cast_reg_1332;
    sc_signal< sc_lv<10> > tmp_162_fu_635_p2;
    sc_signal< sc_lv<10> > tmp_162_reg_1337;
    sc_signal< sc_lv<6> > co_5_fu_647_p2;
    sc_signal< sc_lv<6> > co_5_reg_1345;
    sc_signal< sc_lv<32> > arrayNo_cast_fu_673_p1;
    sc_signal< sc_lv<32> > arrayNo_cast_reg_1350;
    sc_signal< sc_lv<1> > exitcond8_fu_641_p2;
    sc_signal< sc_lv<11> > tmp_168_fu_711_p2;
    sc_signal< sc_lv<11> > tmp_168_reg_1355;
    sc_signal< sc_lv<6> > bias_V_addr_reg_1360;
    sc_signal< sc_lv<14> > tmp_172_fu_750_p2;
    sc_signal< sc_lv<14> > tmp_172_reg_1365;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > tmp_fu_762_p3;
    sc_signal< sc_lv<5> > tmp_reg_1373;
    sc_signal< sc_lv<1> > exitcond9_fu_756_p2;
    sc_signal< sc_lv<13> > output_V_addr_reg_1378;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > tmp_s_fu_790_p3;
    sc_signal< sc_lv<5> > tmp_s_reg_1386;
    sc_signal< sc_lv<1> > exitcond1_fu_784_p2;
    sc_signal< sc_lv<4> > h_5_fu_798_p2;
    sc_signal< sc_lv<10> > tmp_176_fu_819_p2;
    sc_signal< sc_lv<10> > tmp_176_reg_1396;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > m_5_fu_831_p2;
    sc_signal< sc_lv<2> > m_5_reg_1404;
    sc_signal< sc_lv<11> > tmp_178_fu_873_p2;
    sc_signal< sc_lv<11> > tmp_178_reg_1409;
    sc_signal< sc_lv<1> > exitcond2_fu_825_p2;
    sc_signal< sc_lv<4> > w_5_fu_879_p2;
    sc_signal< sc_lv<4> > w_5_reg_1414;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > n_5_fu_905_p2;
    sc_signal< sc_lv<2> > n_5_reg_1427;
    sc_signal< sc_lv<1> > exitcond_fu_899_p2;
    sc_signal< sc_lv<8> > weight_V_load_reg_1552;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > tmp_61_fu_963_p26;
    sc_signal< sc_lv<8> > tmp_61_reg_1557;
    sc_signal< sc_lv<16> > p_Val2_5_fu_1022_p2;
    sc_signal< sc_lv<16> > p_Val2_5_reg_1562;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp_184_reg_1567;
    sc_signal< sc_lv<16> > p_Val2_50_fu_1048_p2;
    sc_signal< sc_lv<16> > p_Val2_50_reg_1572;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > signbit_reg_1577;
    sc_signal< sc_lv<8> > p_Val2_52_fu_1082_p2;
    sc_signal< sc_lv<8> > p_Val2_52_reg_1584;
    sc_signal< sc_lv<1> > newsignbit_fu_1088_p3;
    sc_signal< sc_lv<1> > newsignbit_reg_1590;
    sc_signal< sc_lv<1> > carry_fu_1102_p2;
    sc_signal< sc_lv<1> > carry_reg_1596;
    sc_signal< sc_lv<2> > tmp_70_reg_1603;
    sc_signal< sc_lv<1> > p_38_i_i_fu_1160_p2;
    sc_signal< sc_lv<1> > p_38_i_i_reg_1609;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > tmp_72_fu_1176_p2;
    sc_signal< sc_lv<1> > tmp_72_reg_1614;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_fu_1187_p2;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_reg_1619;
    sc_signal< sc_lv<1> > underflow_fu_1204_p2;
    sc_signal< sc_lv<1> > underflow_reg_1624;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_1209_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_reg_1629;
    sc_signal< sc_lv<8> > sum_V_fu_1236_p3;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > isneg_reg_1639;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > result_V_fu_1266_p2;
    sc_signal< sc_lv<8> > result_V_reg_1646;
    sc_signal< sc_lv<1> > newsignbit_8_reg_1652;
    sc_signal< sc_lv<6> > co_reg_482;
    sc_signal< sc_lv<13> > phi_mul_reg_493;
    sc_signal< sc_lv<4> > h_reg_504;
    sc_signal< sc_lv<4> > w_reg_516;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<8> > p_Val2_s_reg_528;
    sc_signal< sc_lv<2> > m_reg_540;
    sc_signal< sc_lv<8> > p_Val2_49_reg_551;
    sc_signal< sc_lv<2> > n_reg_563;
    sc_signal< sc_lv<32> > co_cast_fu_580_p1;
    sc_signal< sc_lv<32> > tmp_186_cast_fu_779_p1;
    sc_signal< sc_lv<32> > tmp_194_cast_fu_894_p1;
    sc_signal< sc_lv<32> > tmp_195_cast_fu_935_p1;
    sc_signal< sc_lv<8> > tmp_158_fu_589_p3;
    sc_signal< sc_lv<9> > p_shl2_cast_fu_597_p1;
    sc_signal< sc_lv<9> > co_cast_cast_fu_585_p1;
    sc_signal< sc_lv<9> > tmp_159_fu_601_p2;
    sc_signal< sc_lv<9> > tmp_160_fu_611_p3;
    sc_signal< sc_lv<7> > tmp_161_fu_623_p3;
    sc_signal< sc_lv<10> > p_shl1_cast_fu_631_p1;
    sc_signal< sc_lv<10> > p_shl_cast_fu_619_p1;
    sc_signal< sc_lv<1> > tmp_163_fu_653_p2;
    sc_signal< sc_lv<6> > tmp_164_fu_659_p2;
    sc_signal< sc_lv<6> > arrayNo_fu_665_p3;
    sc_signal< sc_lv<2> > tmp_165_fu_677_p4;
    sc_signal< sc_lv<6> > tmp_166_fu_687_p3;
    sc_signal< sc_lv<3> > tmp_167_fu_699_p3;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_695_p1;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_707_p1;
    sc_signal< sc_lv<10> > h_cast9_cast_fu_717_p1;
    sc_signal< sc_lv<10> > tmp_169_fu_721_p2;
    sc_signal< sc_lv<13> > tmp_170_fu_726_p3;
    sc_signal< sc_lv<11> > tmp_171_fu_738_p3;
    sc_signal< sc_lv<14> > p_shl5_cast_fu_734_p1;
    sc_signal< sc_lv<14> > p_shl6_cast_fu_746_p1;
    sc_signal< sc_lv<14> > w_cast8_cast_fu_770_p1;
    sc_signal< sc_lv<14> > tmp_173_fu_774_p2;
    sc_signal< sc_lv<10> > m_cast7_cast_fu_804_p1;
    sc_signal< sc_lv<10> > tmp_174_fu_808_p2;
    sc_signal< sc_lv<10> > tmp_175_fu_813_p2;
    sc_signal< sc_lv<2> > tmp2_fu_837_p2;
    sc_signal< sc_lv<5> > tmp2_cast_fu_843_p1;
    sc_signal< sc_lv<5> > tmp_65_fu_847_p2;
    sc_signal< sc_lv<11> > tmp_90_cast_cast_fu_852_p1;
    sc_signal< sc_lv<11> > tmp_177_fu_856_p2;
    sc_signal< sc_lv<11> > tmp_179_fu_861_p2;
    sc_signal< sc_lv<11> > tmp_180_fu_867_p2;
    sc_signal< sc_lv<10> > n_cast6_cast_fu_885_p1;
    sc_signal< sc_lv<10> > tmp_181_fu_889_p2;
    sc_signal< sc_lv<2> > tmp3_fu_911_p2;
    sc_signal< sc_lv<5> > tmp3_cast_fu_917_p1;
    sc_signal< sc_lv<5> > tmp_66_fu_921_p2;
    sc_signal< sc_lv<11> > tmp_94_cast_cast_fu_926_p1;
    sc_signal< sc_lv<11> > tmp_182_fu_930_p2;
    sc_signal< sc_lv<8> > p_Val2_5_fu_1022_p0;
    sc_signal< sc_lv<8> > p_Val2_5_fu_1022_p1;
    sc_signal< sc_lv<14> > tmp_67_fu_1036_p3;
    sc_signal< sc_lv<16> > tmp_96_cast_fu_1044_p1;
    sc_signal< sc_lv<8> > p_Val2_51_fu_1061_p4;
    sc_signal< sc_lv<8> > tmp_68_fu_1071_p1;
    sc_signal< sc_lv<1> > tmp_185_fu_1074_p3;
    sc_signal< sc_lv<1> > tmp_69_fu_1096_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_1125_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_1130_p2;
    sc_signal< sc_lv<1> > tmp_187_fu_1118_p3;
    sc_signal< sc_lv<1> > tmp_71_fu_1142_p2;
    sc_signal< sc_lv<1> > p_41_i_i_fu_1148_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_1135_p3;
    sc_signal< sc_lv<1> > p_not_i_i_fu_1165_p2;
    sc_signal< sc_lv<1> > brmerge_i_i5_fu_1171_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_1153_p3;
    sc_signal< sc_lv<1> > tmp4_demorgan_fu_1192_p2;
    sc_signal< sc_lv<1> > tmp4_fu_1198_p2;
    sc_signal< sc_lv<1> > overflow_fu_1181_p2;
    sc_signal< sc_lv<1> > tmp5_fu_1215_p2;
    sc_signal< sc_lv<1> > underflow_not_fu_1219_p2;
    sc_signal< sc_lv<8> > p_Val2_40_mux_fu_1224_p3;
    sc_signal< sc_lv<8> > p_Val2_s_70_fu_1230_p3;
    sc_signal< sc_lv<9> > tmp_63_fu_1248_p1;
    sc_signal< sc_lv<9> > tmp_62_fu_1244_p1;
    sc_signal< sc_lv<9> > p_Val2_47_fu_1252_p2;
    sc_signal< sc_lv<1> > tmp_64_fu_1280_p2;
    sc_signal< sc_lv<1> > isneg_not_fu_1294_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_1290_p2;
    sc_signal< sc_lv<1> > underflow_8_fu_1285_p2;
    sc_signal< sc_lv<1> > brmerge9_fu_1299_p2;
    sc_signal< sc_lv<8> > result_V_mux_fu_1304_p3;
    sc_signal< sc_lv<8> > p_result_V_fu_1311_p3;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_state7;
    static const sc_lv<13> ap_ST_fsm_state8;
    static const sc_lv<13> ap_ST_fsm_state9;
    static const sc_lv<13> ap_ST_fsm_state10;
    static const sc_lv<13> ap_ST_fsm_state11;
    static const sc_lv<13> ap_ST_fsm_state12;
    static const sc_lv<13> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<13> ap_const_lv13_56;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<11> ap_const_lv11_4;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_1125_p2();
    void thread_Range1_all_zeros_fu_1130_p2();
    void thread_ShuffleConvs_1_Downs_10_address0();
    void thread_ShuffleConvs_1_Downs_10_ce0();
    void thread_ShuffleConvs_1_Downs_11_address0();
    void thread_ShuffleConvs_1_Downs_11_ce0();
    void thread_ShuffleConvs_1_Downs_12_address0();
    void thread_ShuffleConvs_1_Downs_12_ce0();
    void thread_ShuffleConvs_1_Downs_13_address0();
    void thread_ShuffleConvs_1_Downs_13_ce0();
    void thread_ShuffleConvs_1_Downs_14_address0();
    void thread_ShuffleConvs_1_Downs_14_ce0();
    void thread_ShuffleConvs_1_Downs_15_address0();
    void thread_ShuffleConvs_1_Downs_15_ce0();
    void thread_ShuffleConvs_1_Downs_16_address0();
    void thread_ShuffleConvs_1_Downs_16_ce0();
    void thread_ShuffleConvs_1_Downs_17_address0();
    void thread_ShuffleConvs_1_Downs_17_ce0();
    void thread_ShuffleConvs_1_Downs_18_address0();
    void thread_ShuffleConvs_1_Downs_18_ce0();
    void thread_ShuffleConvs_1_Downs_19_address0();
    void thread_ShuffleConvs_1_Downs_19_ce0();
    void thread_ShuffleConvs_1_Downs_1_address0();
    void thread_ShuffleConvs_1_Downs_1_ce0();
    void thread_ShuffleConvs_1_Downs_20_address0();
    void thread_ShuffleConvs_1_Downs_20_ce0();
    void thread_ShuffleConvs_1_Downs_21_address0();
    void thread_ShuffleConvs_1_Downs_21_ce0();
    void thread_ShuffleConvs_1_Downs_22_address0();
    void thread_ShuffleConvs_1_Downs_22_ce0();
    void thread_ShuffleConvs_1_Downs_23_address0();
    void thread_ShuffleConvs_1_Downs_23_ce0();
    void thread_ShuffleConvs_1_Downs_2_address0();
    void thread_ShuffleConvs_1_Downs_2_ce0();
    void thread_ShuffleConvs_1_Downs_3_address0();
    void thread_ShuffleConvs_1_Downs_3_ce0();
    void thread_ShuffleConvs_1_Downs_4_address0();
    void thread_ShuffleConvs_1_Downs_4_ce0();
    void thread_ShuffleConvs_1_Downs_5_address0();
    void thread_ShuffleConvs_1_Downs_5_ce0();
    void thread_ShuffleConvs_1_Downs_6_address0();
    void thread_ShuffleConvs_1_Downs_6_ce0();
    void thread_ShuffleConvs_1_Downs_7_address0();
    void thread_ShuffleConvs_1_Downs_7_ce0();
    void thread_ShuffleConvs_1_Downs_8_address0();
    void thread_ShuffleConvs_1_Downs_8_ce0();
    void thread_ShuffleConvs_1_Downs_9_address0();
    void thread_ShuffleConvs_1_Downs_9_ce0();
    void thread_ShuffleConvs_1_Downs_address0();
    void thread_ShuffleConvs_1_Downs_ce0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo_cast_fu_673_p1();
    void thread_arrayNo_fu_665_p3();
    void thread_bias_V_address0();
    void thread_bias_V_ce0();
    void thread_brmerge40_demorgan_i_fu_1187_p2();
    void thread_brmerge9_fu_1299_p2();
    void thread_brmerge_i_i5_fu_1171_p2();
    void thread_brmerge_i_i_fu_1290_p2();
    void thread_brmerge_i_i_i_fu_1209_p2();
    void thread_carry_fu_1102_p2();
    void thread_co_5_fu_647_p2();
    void thread_co_cast_cast_fu_585_p1();
    void thread_co_cast_fu_580_p1();
    void thread_deleted_ones_fu_1153_p3();
    void thread_deleted_zeros_fu_1135_p3();
    void thread_exitcond1_fu_784_p2();
    void thread_exitcond2_fu_825_p2();
    void thread_exitcond8_fu_641_p2();
    void thread_exitcond9_fu_756_p2();
    void thread_exitcond_fu_899_p2();
    void thread_h_5_fu_798_p2();
    void thread_h_cast9_cast_fu_717_p1();
    void thread_isneg_not_fu_1294_p2();
    void thread_m_5_fu_831_p2();
    void thread_m_cast7_cast_fu_804_p1();
    void thread_n_5_fu_905_p2();
    void thread_n_cast6_cast_fu_885_p1();
    void thread_newsignbit_fu_1088_p3();
    void thread_next_mul_fu_574_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_overflow_fu_1181_p2();
    void thread_p_38_i_i_fu_1160_p2();
    void thread_p_41_i_i_fu_1148_p2();
    void thread_p_Val2_40_mux_fu_1224_p3();
    void thread_p_Val2_47_fu_1252_p2();
    void thread_p_Val2_50_fu_1048_p2();
    void thread_p_Val2_51_fu_1061_p4();
    void thread_p_Val2_52_fu_1082_p2();
    void thread_p_Val2_5_fu_1022_p0();
    void thread_p_Val2_5_fu_1022_p1();
    void thread_p_Val2_5_fu_1022_p2();
    void thread_p_Val2_s_70_fu_1230_p3();
    void thread_p_not_i_i_fu_1165_p2();
    void thread_p_result_V_fu_1311_p3();
    void thread_p_shl1_cast_fu_631_p1();
    void thread_p_shl2_cast_fu_597_p1();
    void thread_p_shl3_cast_fu_695_p1();
    void thread_p_shl4_cast_fu_707_p1();
    void thread_p_shl5_cast_fu_734_p1();
    void thread_p_shl6_cast_fu_746_p1();
    void thread_p_shl_cast_fu_619_p1();
    void thread_result_V_fu_1266_p2();
    void thread_result_V_mux_fu_1304_p3();
    void thread_sum_V_fu_1236_p3();
    void thread_tmp2_cast_fu_843_p1();
    void thread_tmp2_fu_837_p2();
    void thread_tmp3_cast_fu_917_p1();
    void thread_tmp3_fu_911_p2();
    void thread_tmp4_demorgan_fu_1192_p2();
    void thread_tmp4_fu_1198_p2();
    void thread_tmp5_fu_1215_p2();
    void thread_tmp_158_fu_589_p3();
    void thread_tmp_159_fu_601_p2();
    void thread_tmp_160_fu_611_p3();
    void thread_tmp_161_fu_623_p3();
    void thread_tmp_162_fu_635_p2();
    void thread_tmp_163_fu_653_p2();
    void thread_tmp_164_fu_659_p2();
    void thread_tmp_165_fu_677_p4();
    void thread_tmp_166_fu_687_p3();
    void thread_tmp_167_fu_699_p3();
    void thread_tmp_168_fu_711_p2();
    void thread_tmp_169_fu_721_p2();
    void thread_tmp_170_fu_726_p3();
    void thread_tmp_171_cast_fu_607_p1();
    void thread_tmp_171_fu_738_p3();
    void thread_tmp_172_fu_750_p2();
    void thread_tmp_173_fu_774_p2();
    void thread_tmp_174_fu_808_p2();
    void thread_tmp_175_fu_813_p2();
    void thread_tmp_176_fu_819_p2();
    void thread_tmp_177_fu_856_p2();
    void thread_tmp_178_fu_873_p2();
    void thread_tmp_179_fu_861_p2();
    void thread_tmp_180_fu_867_p2();
    void thread_tmp_181_fu_889_p2();
    void thread_tmp_182_fu_930_p2();
    void thread_tmp_185_fu_1074_p3();
    void thread_tmp_186_cast_fu_779_p1();
    void thread_tmp_187_fu_1118_p3();
    void thread_tmp_194_cast_fu_894_p1();
    void thread_tmp_195_cast_fu_935_p1();
    void thread_tmp_62_fu_1244_p1();
    void thread_tmp_63_fu_1248_p1();
    void thread_tmp_64_fu_1280_p2();
    void thread_tmp_65_fu_847_p2();
    void thread_tmp_66_fu_921_p2();
    void thread_tmp_67_fu_1036_p3();
    void thread_tmp_68_fu_1071_p1();
    void thread_tmp_69_fu_1096_p2();
    void thread_tmp_71_fu_1142_p2();
    void thread_tmp_72_fu_1176_p2();
    void thread_tmp_90_cast_cast_fu_852_p1();
    void thread_tmp_94_cast_cast_fu_926_p1();
    void thread_tmp_96_cast_fu_1044_p1();
    void thread_tmp_fu_762_p3();
    void thread_tmp_s_fu_790_p3();
    void thread_underflow_8_fu_1285_p2();
    void thread_underflow_fu_1204_p2();
    void thread_underflow_not_fu_1219_p2();
    void thread_w_5_fu_879_p2();
    void thread_w_cast8_cast_fu_770_p1();
    void thread_weight_V_address0();
    void thread_weight_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
