instruction memory:
	instrMem[ 0 ]	= 0x00810007	= 8454151	= lw 0 1 7
	instrMem[ 1 ]	= 0x00820008	= 8519688	= lw 0 2 8
	instrMem[ 2 ]	= 0x00c00009	= 12582921	= sw 0 0 9
	instrMem[ 3 ]	= 0x001b0003	= 1769475	= add 3 3 3
	instrMem[ 4 ]	= 0x010a0001	= 17432577	= beq 1 2 1
	instrMem[ 5 ]	= 0x00540005	= 5505029	= nor 2 4 5
	instrMem[ 6 ]	= 0x01800000	= 25165824	= halt
	instrMem[ 7 ]	= 0x00000007	= 7	= add 0 0 7
	instrMem[ 8 ]	= 0x00000004	= 4	= add 0 0 4
	instrMem[ 9 ]	= 0x00000000	= 0	= add 0 0 0

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 0 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8454151 ( lw 0 1 7 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 29360128 ( noop )
		pcPlus1 = 0 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8519688 ( lw 0 2 8 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 8454151 ( lw 0 1 7 )
		pcPlus1 = 1
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 7
	EX/MEM pipeline register:
		instruction = 29360128 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 3 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 12582921 ( sw 0 0 9 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 8519688 ( lw 0 2 8 )
		pcPlus1 = 2
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 8
	EX/MEM pipeline register:
		instruction = 8454151 ( lw 0 1 7 )
		branchTarget 8 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 7
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 4 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 1769475 ( add 3 3 3 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 12582921 ( sw 0 0 9 )
		pcPlus1 = 3
		readRegA = 0
		readRegB = 0
		offset = 9
	EX/MEM pipeline register:
		instruction = 8519688 ( lw 0 2 8 )
		branchTarget 10 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 8
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8454151 ( lw 0 1 7 )
		writeData = 7
	WB/END pipeline register:
		instruction = 29360128 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 5 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 17432577 ( beq 1 2 1 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 1769475 ( add 3 3 3 )
		pcPlus1 = 4
		readRegA = 0
		readRegB = 0
		offset = 3 (Don't Care)
	EX/MEM pipeline register:
		instruction = 12582921 ( sw 0 0 9 )
		branchTarget 12 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 9
		readRegB = 0
	MEM/WB pipeline register:
		instruction = 8519688 ( lw 0 2 8 )
		writeData = 4
	WB/END pipeline register:
		instruction = 8454151 ( lw 0 1 7 )
		writeData = 7
end state
PotentialDataDependacy here
1
@@@
state before cycle 6 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7
		reg[ 2 ] = 4
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 5505029 ( nor 2 4 5 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 17432577 ( beq 1 2 1 )
		pcPlus1 = 5
		readRegA = 7
		readRegB = 0
		offset = 1
	EX/MEM pipeline register:
		instruction = 1769475 ( add 3 3 3 )
		branchTarget 7 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 12582921 ( sw 0 0 9 )
		writeData = 4 (Don't Care)
	WB/END pipeline register:
		instruction = 8519688 ( lw 0 2 8 )
		writeData = 4
end state
PotentialDataDependacy here
2
@@@
state before cycle 7 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7
		reg[ 2 ] = 4
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 25165824 ( halt )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 5505029 ( nor 2 4 5 )
		pcPlus1 = 6
		readRegA = 4
		readRegB = 0
		offset = 5 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17432577 ( beq 1 2 1 )
		branchTarget 6
		eq ? False
		aluResult = 7 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1769475 ( add 3 3 3 )
		writeData = 0
	WB/END pipeline register:
		instruction = 12582921 ( sw 0 0 9 )
		writeData = 4 (Don't Care)
end state

@@@
state before cycle 8 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7
		reg[ 2 ] = 4
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 7 ( add 0 0 7 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 25165824 ( halt )
		pcPlus1 = 7
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 5505029 ( nor 2 4 5 )
		branchTarget 11 (Don't Care)
		eq ? False (Don't Care)
		aluResult = -5
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17432577 ( beq 1 2 1 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 1769475 ( add 3 3 3 )
		writeData = 0
end state

@@@
state before cycle 9 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7
		reg[ 2 ] = 4
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 4 ( add 0 0 4 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 7 ( add 0 0 7 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 0
		offset = 7 (Don't Care)
	EX/MEM pipeline register:
		instruction = 25165824 ( halt )
		branchTarget 7 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 5505029 ( nor 2 4 5 )
		writeData = -5
	WB/END pipeline register:
		instruction = 17432577 ( beq 1 2 1 )
		writeData = 0 (Don't Care)
end state
Machine halted
Total of 10 cycles executed
Final state of machine:

@@@
state before cycle 10 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8454151
		dataMem[ 1 ] = 8519688
		dataMem[ 2 ] = 12582921
		dataMem[ 3 ] = 1769475
		dataMem[ 4 ] = 17432577
		dataMem[ 5 ] = 5505029
		dataMem[ 6 ] = 25165824
		dataMem[ 7 ] = 7
		dataMem[ 8 ] = 4
		dataMem[ 9 ] = 0
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7
		reg[ 2 ] = 4
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = -5
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0 ( add 0 0 0 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 4 ( add 0 0 4 )
		pcPlus1 = 9
		readRegA = 0
		readRegB = 0
		offset = 4 (Don't Care)
	EX/MEM pipeline register:
		instruction = 7 ( add 0 0 7 )
		branchTarget 15 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 25165824 ( halt )
		writeData = -5 (Don't Care)
	WB/END pipeline register:
		instruction = 5505029 ( nor 2 4 5 )
		writeData = -5
end state
