{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766546753398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766546753399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 19:25:53 2025 " "Processing started: Tue Dec 23 19:25:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766546753399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546753399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer_axi -c timer_axi " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer_axi -c timer_axi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546753399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766546753552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766546753552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_regs " "Found entity 1: timer_regs" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766546758923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_core " "Found entity 1: timer_core" {  } { { "../rtl/verilog/timer_core.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_core.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766546758924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_axi " "Found entity 1: timer_axi" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766546758924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi4lite_slave_adapter " "Found entity 1: axi4lite_slave_adapter" {  } { { "../../lib/rtl/axi4lite_slave_adapter.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766546758925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_axi " "Elaborating entity \"timer_axi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766546758955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi4lite_slave_adapter axi4lite_slave_adapter:u_axi_adapter " "Elaborating entity \"axi4lite_slave_adapter\" for hierarchy \"axi4lite_slave_adapter:u_axi_adapter\"" {  } { { "../rtl/verilog/timer_axi.sv" "u_axi_adapter" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766546758958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_regs timer_regs:u_timer_regs " "Elaborating entity \"timer_regs\" for hierarchy \"timer_regs:u_timer_regs\"" {  } { { "../rtl/verilog/timer_axi.sv" "u_timer_regs" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766546758959 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_int_sts timer_regs.sv(101) " "Verilog HDL Always Construct warning at timer_regs.sv(101): inferring latch(es) for variable \"reg_int_sts\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[2\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[2\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[3\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[3\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[4\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[4\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[5\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[5\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[6\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[6\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[7\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[7\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[8\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[8\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[9\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[9\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[10\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[10\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[11\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[11\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[12\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[12\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[13\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[13\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[14\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[14\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[15\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[15\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[16\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[16\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[17\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[17\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[18\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[18\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[19\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[19\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[20\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[20\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[21\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[21\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[22\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[22\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[23\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[23\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[24\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[24\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[25\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[25\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[26\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[26\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[27\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[27\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[28\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[28\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[29\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[29\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[30\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[30\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_int_sts\[31\] timer_regs.sv(101) " "Inferred latch for \"reg_int_sts\[31\]\" at timer_regs.sv(101)" {  } { { "../rtl/verilog/timer_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_regs.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546758960 "|timer_axi|timer_regs:u_timer_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_core timer_core:u_timer_core " "Elaborating entity \"timer_core\" for hierarchy \"timer_core:u_timer_core\"" {  } { { "../rtl/verilog/timer_axi.sv" "u_timer_core" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766546758961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer_core.sv(93) " "Verilog HDL assignment warning at timer_core.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/timer_core.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_core.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766546758962 "|timer_axi|timer_core:u_timer_core"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../lib/rtl/axi4lite_slave_adapter.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1766546759543 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1766546759543 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bresp\[0\] GND " "Pin \"bresp\[0\]\" is stuck at GND" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766546759720 "|timer_axi|bresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bresp\[1\] GND " "Pin \"bresp\[1\]\" is stuck at GND" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766546759720 "|timer_axi|bresp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rresp\[0\] GND " "Pin \"rresp\[0\]\" is stuck at GND" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766546759720 "|timer_axi|rresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rresp\[1\] GND " "Pin \"rresp\[1\]\" is stuck at GND" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766546759720 "|timer_axi|rresp[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1766546759720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766546759807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766546760859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766546760859 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "62 " "Design contains 62 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[6\] " "No output dependent on input pin \"awaddr\[6\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[7\] " "No output dependent on input pin \"awaddr\[7\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[8\] " "No output dependent on input pin \"awaddr\[8\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[9\] " "No output dependent on input pin \"awaddr\[9\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[10\] " "No output dependent on input pin \"awaddr\[10\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[11\] " "No output dependent on input pin \"awaddr\[11\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[12\] " "No output dependent on input pin \"awaddr\[12\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[13\] " "No output dependent on input pin \"awaddr\[13\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[14\] " "No output dependent on input pin \"awaddr\[14\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[15\] " "No output dependent on input pin \"awaddr\[15\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[16\] " "No output dependent on input pin \"awaddr\[16\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[17\] " "No output dependent on input pin \"awaddr\[17\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[18\] " "No output dependent on input pin \"awaddr\[18\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[19\] " "No output dependent on input pin \"awaddr\[19\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[20\] " "No output dependent on input pin \"awaddr\[20\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[21\] " "No output dependent on input pin \"awaddr\[21\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[22\] " "No output dependent on input pin \"awaddr\[22\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[23\] " "No output dependent on input pin \"awaddr\[23\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[24\] " "No output dependent on input pin \"awaddr\[24\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[25\] " "No output dependent on input pin \"awaddr\[25\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[26\] " "No output dependent on input pin \"awaddr\[26\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[27\] " "No output dependent on input pin \"awaddr\[27\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[28\] " "No output dependent on input pin \"awaddr\[28\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[29\] " "No output dependent on input pin \"awaddr\[29\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[30\] " "No output dependent on input pin \"awaddr\[30\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awaddr\[31\] " "No output dependent on input pin \"awaddr\[31\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awaddr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awprot\[0\] " "No output dependent on input pin \"awprot\[0\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awprot[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awprot\[1\] " "No output dependent on input pin \"awprot\[1\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awprot[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "awprot\[2\] " "No output dependent on input pin \"awprot\[2\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|awprot[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wstrb\[0\] " "No output dependent on input pin \"wstrb\[0\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|wstrb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wstrb\[1\] " "No output dependent on input pin \"wstrb\[1\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|wstrb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wstrb\[2\] " "No output dependent on input pin \"wstrb\[2\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|wstrb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wstrb\[3\] " "No output dependent on input pin \"wstrb\[3\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|wstrb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[6\] " "No output dependent on input pin \"araddr\[6\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[7\] " "No output dependent on input pin \"araddr\[7\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[8\] " "No output dependent on input pin \"araddr\[8\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[9\] " "No output dependent on input pin \"araddr\[9\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[10\] " "No output dependent on input pin \"araddr\[10\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[11\] " "No output dependent on input pin \"araddr\[11\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[12\] " "No output dependent on input pin \"araddr\[12\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[13\] " "No output dependent on input pin \"araddr\[13\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[14\] " "No output dependent on input pin \"araddr\[14\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[15\] " "No output dependent on input pin \"araddr\[15\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[16\] " "No output dependent on input pin \"araddr\[16\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[17\] " "No output dependent on input pin \"araddr\[17\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[18\] " "No output dependent on input pin \"araddr\[18\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[19\] " "No output dependent on input pin \"araddr\[19\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[20\] " "No output dependent on input pin \"araddr\[20\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[21\] " "No output dependent on input pin \"araddr\[21\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[22\] " "No output dependent on input pin \"araddr\[22\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[23\] " "No output dependent on input pin \"araddr\[23\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[24\] " "No output dependent on input pin \"araddr\[24\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[25\] " "No output dependent on input pin \"araddr\[25\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[26\] " "No output dependent on input pin \"araddr\[26\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[27\] " "No output dependent on input pin \"araddr\[27\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[28\] " "No output dependent on input pin \"araddr\[28\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[29\] " "No output dependent on input pin \"araddr\[29\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[30\] " "No output dependent on input pin \"araddr\[30\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "araddr\[31\] " "No output dependent on input pin \"araddr\[31\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|araddr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arprot\[0\] " "No output dependent on input pin \"arprot\[0\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|arprot[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arprot\[1\] " "No output dependent on input pin \"arprot\[1\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|arprot[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arprot\[2\] " "No output dependent on input pin \"arprot\[2\]\"" {  } { { "../rtl/verilog/timer_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766546760908 "|timer_axi|arprot[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766546760908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "922 " "Implemented 922 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "115 " "Implemented 115 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766546760908 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766546760908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "763 " "Implemented 763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766546760908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766546760908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766546760915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 19:26:00 2025 " "Processing ended: Tue Dec 23 19:26:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766546760915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766546760915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766546760915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766546760915 ""}
