INFO: Starting PRECISION_RTL for logic synthesis
executing /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/bin/precision -shell -file uw_tmp/uw-logic-synth-precision_rtl.tcl
precision: Setting MGC_HOME to /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home ...
precision: Executing on platform: CentOS release 5.11 (Final)  -- 2.6.18-409.el5 -- x86_64 
//  Precision RTL Synthesis 64-bit 2015.2.16 (PS2015.2.1 Production Release) Tue Jan  5 23:04:49 PST 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux jx2xu@eceLinux2.uwaterloo.ca #1 SMP Tue Mar 15 18:13:50 EDT 2016 2.6.18-409.el5 x86_64
//  
//  Start time Wed Mar 23 21:05:36 2016
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: The Results Directory has been set to: uw_tmp
Info: Moving session transcript to file uw_tmp/precision.log
Info: Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info: Setting Part to: "EP2C35F672C".
Info: Setting Process to: "7".
Info: USING DESIGN ARCH
Info: Reading file: /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
Info: Loading library initialization file /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
Info: vhdlorder, Release 2015b.13
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2015b.13
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch.vhd"
INFO: Analyzing "lib_kirsch.vhd"
INFO: Analyzing "top_kirsch.vhd"
Info: Current working directory: uw_tmp.
Info: RTLC-Driver, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 14:33:45
Info: Initializing...
Info: Partitioning design ....
Info: RTLCompiler, Release RTLC-Precision 2015b.13
Info: Last compiled on Dec 24 2015 15:06:12
Info: Initializing...
Info: Root Module work.top_kirsch(main): Pre-processing...
Info: Module work.uw_uart(main): Pre-processing...
Info: Module work.UARTS(RTL): Pre-processing...
Info: "lib_kirsch.vhd", line 133: Enumerated type TxFSM_State with 5 elements encoded as onehot.
Info: Encodings for TxFSM_State values.
Info: value                              	                   TxFSM_State[4-0]
Info: Idle                               	                         00001
Info: Load_Tx                            	                         00010
Info: Shift_TX                           	                         00100
Info: Parity_Tx                          	                         01000
Info: Stop_Tx                            	                         10000
Info: "lib_kirsch.vhd", line 136: Enumerated type RxFSM_State with 8 elements encoded as onehot.
Info: Encodings for RxFSM_State values.
Info: value                              	                   RxFSM_State[7-0]
Info: Idle                               	                      00000001
Info: Start_Rx                           	                      00000010
Info: Shift_RX                           	                      00000100
Info: Edge_Rx                            	                      00001000
Info: Parity_Rx                          	                      00010000
Info: Parity_2                           	                      00100000
Info: Stop_Rx                            	                      01000000
Info: RxOVF                              	                      10000000
Info: FSM: Removing state for un-assigned literal   00010000
Info: FSM: Removing state for un-assigned literal   00100000
Info: Extracted FSM in module work.UARTS(RTL), with state variable = RxFSM[7:0], async set/reset state(s) = 00000001 , number of states = 6.
Info: Re-encoding 6 state FSM as "onehot".
Info: FSM: State encoding table.
Info: FSM:	Index	     State Name	                            Literal	                      Encoding
Info: FSM:	    0	           Idle	                           00000001	                        000001
Info: FSM:	    1	       Start_Rx	                           00000010	                        000010
Info: FSM:	    2	        Edge_Rx	                           00001000	                        000100
Info: FSM:	    3	       Shift_RX	                           00000100	                        001000
Info: FSM:	    4	        Stop_Rx	                           01000000	                        010000
Info: FSM:	    5	          RxOVF	                           10000000	                        100000
Info: FSM: Removing state for un-assigned literal      01000
Info: Extracted FSM in module work.UARTS(RTL), with state variable = TxFSM[4:0], async set/reset state(s) = 00001 , number of states = 4.
Info: Re-encoding 4 state FSM as "binary".
Info: FSM: State encoding table.
Info: FSM:	Index	     State Name	                            Literal	                      Encoding
Info: FSM:	    0	           Idle	                              00001	                            00
Info: FSM:	    1	        Load_Tx	                              00010	                            01
Info: FSM:	    2	       Shift_TX	                              00100	                            10
Info: FSM:	    3	        Stop_Tx	                              10000	                            11
Info: Module work.kirsch(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Info: Module work.stage1_hardware(main): Pre-processing...
Info: Module work.custom_max(main){generic map (width => 8)}: Pre-processing...
Info: Module work.stage2_hardware(main): Pre-processing...
Info: Module work.custom_max(main){generic map (width => 10)}: Pre-processing...
Warning: "kirsch.vhd", line 155: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 156: Input port debug_switch has never been used.
Warning: "top_kirsch.vhd", line 58: signal NC has never been used.
Info: Module work.UARTS(RTL): Compiling...
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(8) with RxDivisor(8)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(6) with RxDivisor(6)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(3) with RxDivisor(3)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(2) with RxDivisor(2)
Info: "lib_kirsch.vhd", line 184: Sharing register RxDivisor(0) with RxDivisor(0)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(11) with TxDivisor(11)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(9) with TxDivisor(9)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(8) with TxDivisor(8)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(7) with TxDivisor(7)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(5) with TxDivisor(5)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(4) with TxDivisor(4)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(3) with TxDivisor(3)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(1) with TxDivisor(1)
Info: "lib_kirsch.vhd", line 184: Sharing register TxDivisor(0) with TxDivisor(0)
Info: "lib_kirsch.vhd", line 219: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_11" inferred for node "RxDiv".
Info: "lib_kirsch.vhd", line 241: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_12" inferred for node "TxDiv".
Info: "lib_kirsch.vhd", line 287: Macro Modgen_Counter "counter_dn_sload_aclear_clock_clk_en_cnt_en_0_4" inferred for node "TxBitCnt".
Info: "lib_kirsch.vhd", line 371: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_4" inferred for node "RxBitCnt".
Info: Module work.uw_uart(main): Compiling...
Info: "lib_kirsch.vhd", line 525: Sharing register mdata[4] with mdata[5]
Info: "lib_kirsch.vhd", line 525: Sharing register mdata[6] with mdata[7]
Info: "lib_kirsch.vhd", line 563: Sharing register sdout[4] with sdout[5]
Info: "lib_kirsch.vhd", line 563: Sharing register sdout[6] with sdout[7]
Info: "lib_kirsch.vhd", line 535: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_0_16" inferred for node "waitcount".
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Module work.custom_max(main){generic map (width => 8)}: Compiling...
Info: Module work.stage1_hardware(main): Compiling...
Info: Module work.custom_max(main){generic map (width => 10)}: Compiling...
Info: Module work.stage2_hardware(main): Compiling...
Info: Module work.kirsch(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: "kirsch.vhd", line 347: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row_virtual".
Info: "kirsch.vhd", line 349: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "column".
Info: Root Module work.top_kirsch(main): Compiling...
Info: "lib_kirsch.vhd", line 184: Optimizing state bit(s) TxDivisor[10] to constant 0
Info: "lib_kirsch.vhd", line 184: Optimizing state bit(s) TxDivisor[6] to constant 0
Info: "lib_kirsch.vhd", line 184: Optimizing state bit(s) TxDivisor[2] to constant 0
Info: "lib_kirsch.vhd", line 184: Optimizing state bit(s) RxDivisor[9] to constant 0
Info: "lib_kirsch.vhd", line 184: Optimizing state bit(s) RxDivisor[5] to constant 0
Info: "lib_kirsch.vhd", line 184: Optimizing state bit(s) RxDivisor[1] to constant 0
Info: "top_kirsch.vhd", line 19: Optimizing state bit(s) o_sevenseg[15] to constant 1
Info: "top_kirsch.vhd", line 19: Optimizing state bit(s) o_sevenseg[7] to constant 1
Info: "top_kirsch.vhd", line 28: Optimizing state bit(s) debug_sevenseg_0[7] to constant 1
Info: "top_kirsch.vhd", line 29: Optimizing state bit(s) debug_sevenseg_1[7] to constant 1
Info: "top_kirsch.vhd", line 30: Optimizing state bit(s) debug_sevenseg_2[7] to constant 1
Info: "top_kirsch.vhd", line 31: Optimizing state bit(s) debug_sevenseg_3[7] to constant 1
Info: "top_kirsch.vhd", line 32: Optimizing state bit(s) debug_sevenseg_4[7] to constant 1
Info: "top_kirsch.vhd", line 33: Optimizing state bit(s) debug_sevenseg_5[7] to constant 1
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 7, Inferred (Modgen/Selcounter/AddSub) : 7 (7 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total lines of RTL compiled: 1238.
Info: Total CPU time for compilation: 0.0 secs.
Info: Overall running time for compilation: 2.0 secs.
Info: Current working directory: uw_tmp.
Info: Doing rtl optimizations.
Info: Finished compiling design.
Info: Writing file: uw_tmp/top_kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Writing file: uw_tmp/top_kirsch_logic.v.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp.
Info: Precision will use 8 processor(s).
Info: #  [15002]: Optimizing design view:.work.custom_max_10.main
Info: #  [15002]: Optimizing design view:.work.custom_max_8.main_unfold_1856
Info: #  [15002]: Optimizing design view:.work.stage2_hardware.main
Info: #  [15002]: Optimizing design view:.work.stage1_hardware.main_unfold_1434
Info: #  [15002]: Optimizing design view:.work.uw_uart.main
Info: #  [15002]: Optimizing design view:.work.top_kirsch.main
Info: #  [15002]: Optimizing design view:.work.UARTS.RTL_unfold_1358
Info: #  [15002]: Optimizing design view:.work.kirsch_8_8.main_unfold_1777
Info: Starting timing reports generation...
Info: Timing reports generation done.
Info: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
Info: Writing file: uw_tmp/top_kirsch.edf.
Info: Info, Writing xrf file 'uw_tmp/top_kirsch.xrf'
Info: Writing file: uw_tmp/top_kirsch.xrf.
Info: Writing file: uw_tmp/top_kirsch.vhd.
Info: Writing file: uw_tmp/top_kirsch.xrf.
Info: Writing file: uw_tmp/top_kirsch.vqm.
Info: Writing file: uw_tmp/top_kirsch.xrf.
Info: -- Writing file uw_tmp/top_kirsch.tcl
Info: exq_pr_compile_project gen_vcf top_kirsch 1
Info: Finished synthesizing design.
Info: Total CPU time for synthesis: 2.3 s secs.
Info: Overall running time for synthesis: 5.5 s secs.
Info: clk
Info: 1
Info: 0
Info: *** logic synthesis succeeded ***
QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
QuestaSim vlog 10.4a Compiler 2015.03 Mar 24 2015
Start time: 21:05:47 on Mar 23,2016
vlog -novopt -work work-msim uw_tmp/top_kirsch_logic.v 
Info: Compiling module top_kirsch
Info: Compiling module or_3u_3u
Info: Compiling module or_5u_5u
Info: Compiling module or_4u_4u
Info: Compiling module kirsch_8_8
Info: Compiling module and_17u_17u
Info: Compiling module and_9u_9u
Info: Compiling module or_7u_7u
Info: Compiling module or_6u_6u
Info: Compiling module ram_new_1_work_kirsch_8_8_main_unfold_1777
Info: Compiling module ram_new_0_work_kirsch_8_8_main_unfold_1777
Info: Compiling module clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F
Info: Compiling module sub_12u_12u_12u_0
Info: Compiling module counter_up_cnt_en_sclear_clock_0_8_cx6_kirsch_8_8
Info: Compiling module counter_up_cnt_en_sclear_clock_0_8_cx5_kirsch_8_8
Info: Compiling module inc_8u_8u_0_0
Info: Compiling module select_4_4
Info: Compiling module stage2_hardware
Info: Compiling module add_13u_13u_13u_0_0
Info: Compiling module custom_max_10
Info: Compiling module gt_10u_10u
Info: Compiling module stage1_hardware
Info: Compiling module add_9u_9u_9u_0_0
Info: Compiling module add_8u_8u_8u_0_0
Info: Compiling module custom_max_8
Info: Compiling module gt_8u_8u
Info: Compiling module uw_uart
Info: Compiling module DFFRSE
Info: Compiling module and_16u_16u
Info: Compiling module counter_up_sclear_clock_clk_en_0_16_cx4_uw_uart
Info: Compiling module inc_16u_16u_0_0
Info: Compiling module UARTS
Info: Compiling module eq_9u_9u
Info: Compiling module eq_8u_8u
Info: Compiling module counter_up_cnt_en_sclear_aclear_clock_clk_en_0_4_cx3_UARTS
Info: Compiling module inc_4u_4u_0_0
Info: Compiling module counter_dn_cnt_en_sload_aclear_clock_clk_en_0_4_cx2_UARTS
Info: Compiling module dec_4u_4u_0_0
Info: Compiling module DFFE
Info: Compiling module counter_up_sclear_aclear_clock_0_12_cx1_UARTS
Info: Compiling module inc_12u_12u_0_0
Info: Compiling module counter_up_sclear_aclear_clock_0_11_cx0_UARTS
Info: Compiling module inc_11u_11u_0_0
Info: Compiling module DFF
Info: Compiling module and_4u_4u
Info: Compiling module mux_4u_4u
Info: Compiling module mux_3u_3u
Info: Compiling module select_3_3

Top level modules:
	top_kirsch
End time: 21:05:48 on Mar 23,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
 QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 21:05:48 on Mar 23,2016
vcom -93 "+acc" -work work-msim mem.vhd kirsch_synth_pkg.vhd kirsch.vhd lib_kirsch.vhd top_kirsch.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling package kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Compiling entity custom_max
-- Compiling architecture main of custom_max
-- Compiling entity stage1_hardware
-- Compiling architecture main of stage1_hardware
-- Loading entity custom_max
-- Compiling entity stage2_hardware
-- Compiling architecture main of stage2_hardware
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
-- Loading entity mem
-- Loading entity stage1_hardware
-- Loading entity stage2_hardware
-- Compiling entity UARTS
-- Compiling architecture RTL of UARTS
-- Compiling entity uw_uart
-- Compiling architecture main of uw_uart
-- Loading entity UARTS
-- Loading package kirsch_synth_pkg
-- Compiling entity top_kirsch
-- Compiling architecture main of top_kirsch
-- Loading entity uw_uart
-- Loading entity kirsch
End time: 21:05:48 on Mar 23,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
 QuestaSim vlog 10.4a Compiler 2015.03 Mar 24 2015
Start time: 21:05:48 on Mar 23,2016
vlog -novopt "+acc" -work work-msim uw_tmp/top_kirsch_logic.v 
-- Compiling module top_kirsch_logic
-- Compiling module or_3u_3u
-- Compiling module or_5u_5u
-- Compiling module or_4u_4u
-- Compiling module kirsch_8_8
-- Compiling module and_17u_17u
-- Compiling module and_9u_9u
-- Compiling module or_7u_7u
-- Compiling module or_6u_6u
-- Compiling module ram_new_1_work_kirsch_8_8_main_unfold_1777
-- Compiling module ram_new_0_work_kirsch_8_8_main_unfold_1777
-- Compiling module clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F
-- Compiling module sub_12u_12u_12u_0
-- Compiling module counter_up_cnt_en_sclear_clock_0_8_cx6_kirsch_8_8
-- Compiling module counter_up_cnt_en_sclear_clock_0_8_cx5_kirsch_8_8
-- Compiling module inc_8u_8u_0_0
-- Compiling module select_4_4
-- Compiling module stage2_hardware
-- Compiling module add_13u_13u_13u_0_0
-- Compiling module custom_max_10
-- Compiling module gt_10u_10u
-- Compiling module stage1_hardware
-- Compiling module add_9u_9u_9u_0_0
-- Compiling module add_8u_8u_8u_0_0
-- Compiling module custom_max_8
-- Compiling module gt_8u_8u
-- Compiling module uw_uart
-- Compiling module DFFRSE
-- Compiling module and_16u_16u
-- Compiling module counter_up_sclear_clock_clk_en_0_16_cx4_uw_uart
-- Compiling module inc_16u_16u_0_0
-- Compiling module UARTS
-- Compiling module eq_9u_9u
-- Compiling module eq_8u_8u
-- Compiling module counter_up_cnt_en_sclear_aclear_clock_clk_en_0_4_cx3_UARTS
-- Compiling module inc_4u_4u_0_0
-- Compiling module counter_dn_cnt_en_sload_aclear_clock_clk_en_0_4_cx2_UARTS
-- Compiling module dec_4u_4u_0_0
-- Compiling module DFFE
-- Compiling module counter_up_sclear_aclear_clock_0_12_cx1_UARTS
-- Compiling module inc_12u_12u_0_0
-- Compiling module counter_up_sclear_aclear_clock_0_11_cx0_UARTS
-- Compiling module inc_11u_11u_0_0
-- Compiling module DFF
-- Compiling module and_4u_4u
-- Compiling module mux_4u_4u
-- Compiling module mux_3u_3u
-- Compiling module select_3_3

Top level modules:
	top_kirsch_logic
End time: 21:05:49 on Mar 23,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
WARNING: test_vlog_gen_xml: errors: QuestaSim vlog 10.4a Compiler 2015.03 Mar 24 2015

INFO: generic-gate       netlist         written to uw_tmp/top_kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/top_kirsch_logic.v
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: --------------------------------------------------------------------------------
INFO: AREA = 430 cells (430 luts, 329 regs) (estimated by logic-synthesis)
INFO: Speed on Cyclone II = 144 MHz,  6.93 ns (estimated by logic-synthesis)
INFO: --------------------------------------------------------------------------------
INFO: --------------------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: 
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   6.93     6.84     0.10    u_kirsch/valid(2)     u_kirsch/r3(8)       
INFO:   6.91     6.82     0.10    u_kirsch/valid(1)     u_kirsch/r3(8)       
INFO:   6.71     6.62     0.10    u_kirsch/valid(0)     u_kirsch/r3(8)       
INFO:   5.65     5.55     0.10    u_kirsch/e(0)         u_kirsch/r3(8)       
INFO:   5.63     5.53     0.10    u_kirsch/a(0)         u_kirsch/r3(8)       
INFO: Starting QUARTUS for physical synthesis
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_sh -t uw-chip-synth-quartus.tcl top_kirsch
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 23 21:05:49 2016
Info: Command: quartus_sh -t uw-chip-synth-quartus.tcl top_kirsch
Info: Quartus(args): top_kirsch
Info: Evaluation of Tcl script uw-chip-synth-quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 84 megabytes
    Info: Processing ended: Wed Mar 23 21:05:49 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_sh -t /opt-src/CMC/local/maagaard/ece327/lib/pins-DE2.tcl top_kirsch
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 23 21:05:49 2016
Info: Command: quartus_sh -t /opt-src/CMC/local/maagaard/ece327/lib/pins-DE2.tcl top_kirsch
Info: Quartus(args): top_kirsch
Info: Evaluation of Tcl script /opt-src/CMC/local/maagaard/ece327/lib/pins-DE2.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Wed Mar 23 21:05:49 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_map top_kirsch --source top_kirsch_logic.edf --family=CycloneII
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 23 21:05:50 2016
Info: Command: quartus_map top_kirsch --source=top_kirsch_logic.edf --family=CycloneII
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 10 design units, including 10 entities, in source file top_kirsch_logic.edf
    Info: Found entity 1: ram_dq_8_0
    Info: Found entity 2: ram_dq_8_1
    Info: Found entity 3: custom_max_10
    Info: Found entity 4: custom_max_8
    Info: Found entity 5: kirsch_8_8
    Info: Found entity 6: stage1_hardware
    Info: Found entity 7: stage2_hardware
    Info: Found entity 8: top_kirsch
    Info: Found entity 9: UARTS
    Info: Found entity 10: uw_uart
Info: Elaborating entity "top_kirsch" for the top level hierarchy
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "kirsch_8_8" for hierarchy "kirsch_8_8:u_kirsch"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "ram_dq_8_0" for hierarchy "kirsch_8_8:u_kirsch|ram_dq_8_0:mem"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "altsyncram" for hierarchy "kirsch_8_8:u_kirsch|ram_dq_8_0:mem|altsyncram:ix64056z29481"
Info: Elaborated megafunction instantiation "kirsch_8_8:u_kirsch|ram_dq_8_0:mem|altsyncram:ix64056z29481"
Info: Instantiated megafunction "kirsch_8_8:u_kirsch|ram_dq_8_0:mem|altsyncram:ix64056z29481" with the following parameter:
    Info: Parameter "init_file_layout" = "UNUSED"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "8"
    Info: Parameter "byteena_aclr_a" = "NONE"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "width_b" = "8"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "width_byteena_b" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jpg2.tdf
    Info: Found entity 1: altsyncram_jpg2
Info: Elaborating entity "altsyncram_jpg2" for hierarchy "kirsch_8_8:u_kirsch|ram_dq_8_0:mem|altsyncram:ix64056z29481|altsyncram_jpg2:auto_generated"
Info: Elaborating entity "ram_dq_8_1" for hierarchy "kirsch_8_8:u_kirsch|ram_dq_8_1:mem_0"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "stage1_hardware" for hierarchy "kirsch_8_8:u_kirsch|stage1_hardware:stage1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "custom_max_8" for hierarchy "kirsch_8_8:u_kirsch|stage1_hardware:stage1|custom_max_8:u_max1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "stage2_hardware" for hierarchy "kirsch_8_8:u_kirsch|stage2_hardware:stage2"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "custom_max_10" for hierarchy "kirsch_8_8:u_kirsch|stage2_hardware:stage2|custom_max_10:u_max2"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "uw_uart" for hierarchy "uw_uart:u_uw_uart"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "UARTS" for hierarchy "uw_uart:u_uw_uart|UARTS:i_uarts"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "o_sevenseg[7]" is stuck at VCC
    Warning: Pin "o_sevenseg[15]" is stuck at VCC
    Warning: Pin "debug_led_red[0]" is stuck at GND
    Warning: Pin "debug_led_red[1]" is stuck at GND
    Warning: Pin "debug_led_red[2]" is stuck at GND
    Warning: Pin "debug_led_red[3]" is stuck at GND
    Warning: Pin "debug_led_red[4]" is stuck at GND
    Warning: Pin "debug_led_red[5]" is stuck at GND
    Warning: Pin "debug_led_red[6]" is stuck at GND
    Warning: Pin "debug_led_red[7]" is stuck at GND
    Warning: Pin "debug_led_red[8]" is stuck at GND
    Warning: Pin "debug_led_red[9]" is stuck at GND
    Warning: Pin "debug_led_red[10]" is stuck at GND
    Warning: Pin "debug_led_red[11]" is stuck at GND
    Warning: Pin "debug_led_red[12]" is stuck at GND
    Warning: Pin "debug_led_red[13]" is stuck at GND
    Warning: Pin "debug_led_red[14]" is stuck at GND
    Warning: Pin "debug_led_red[15]" is stuck at GND
    Warning: Pin "debug_led_red[16]" is stuck at GND
    Warning: Pin "debug_led_grn[0]" is stuck at GND
    Warning: Pin "debug_led_grn[1]" is stuck at GND
    Warning: Pin "debug_led_grn[2]" is stuck at GND
    Warning: Pin "debug_led_grn[3]" is stuck at GND
    Warning: Pin "debug_led_grn[4]" is stuck at GND
    Warning: Pin "debug_led_grn[5]" is stuck at GND
    Warning: Pin "debug_sevenseg_0[0]" is stuck at VCC
    Warning: Pin "debug_sevenseg_0[1]" is stuck at VCC
    Warning: Pin "debug_sevenseg_0[2]" is stuck at VCC
    Warning: Pin "debug_sevenseg_0[3]" is stuck at VCC
    Warning: Pin "debug_sevenseg_0[4]" is stuck at GND
    Warning: Pin "debug_sevenseg_0[5]" is stuck at GND
    Warning: Pin "debug_sevenseg_0[6]" is stuck at GND
    Warning: Pin "debug_sevenseg_0[7]" is stuck at VCC
    Warning: Pin "debug_sevenseg_1[0]" is stuck at GND
    Warning: Pin "debug_sevenseg_1[1]" is stuck at VCC
    Warning: Pin "debug_sevenseg_1[2]" is stuck at GND
    Warning: Pin "debug_sevenseg_1[3]" is stuck at GND
    Warning: Pin "debug_sevenseg_1[4]" is stuck at VCC
    Warning: Pin "debug_sevenseg_1[5]" is stuck at GND
    Warning: Pin "debug_sevenseg_1[6]" is stuck at GND
    Warning: Pin "debug_sevenseg_1[7]" is stuck at VCC
    Warning: Pin "debug_sevenseg_2[0]" is stuck at GND
    Warning: Pin "debug_sevenseg_2[1]" is stuck at VCC
    Warning: Pin "debug_sevenseg_2[2]" is stuck at VCC
    Warning: Pin "debug_sevenseg_2[3]" is stuck at GND
    Warning: Pin "debug_sevenseg_2[4]" is stuck at GND
    Warning: Pin "debug_sevenseg_2[5]" is stuck at GND
    Warning: Pin "debug_sevenseg_2[6]" is stuck at GND
    Warning: Pin "debug_sevenseg_2[7]" is stuck at VCC
    Warning: Pin "debug_sevenseg_3[0]" is stuck at GND
    Warning: Pin "debug_sevenseg_3[1]" is stuck at GND
    Warning: Pin "debug_sevenseg_3[2]" is stuck at GND
    Warning: Pin "debug_sevenseg_3[3]" is stuck at GND
    Warning: Pin "debug_sevenseg_3[4]" is stuck at VCC
    Warning: Pin "debug_sevenseg_3[5]" is stuck at VCC
    Warning: Pin "debug_sevenseg_3[6]" is stuck at GND
    Warning: Pin "debug_sevenseg_3[7]" is stuck at VCC
    Warning: Pin "debug_sevenseg_4[0]" is stuck at VCC
    Warning: Pin "debug_sevenseg_4[1]" is stuck at GND
    Warning: Pin "debug_sevenseg_4[2]" is stuck at GND
    Warning: Pin "debug_sevenseg_4[3]" is stuck at GND
    Warning: Pin "debug_sevenseg_4[4]" is stuck at VCC
    Warning: Pin "debug_sevenseg_4[5]" is stuck at VCC
    Warning: Pin "debug_sevenseg_4[6]" is stuck at GND
    Warning: Pin "debug_sevenseg_4[7]" is stuck at VCC
    Warning: Pin "debug_sevenseg_5[0]" is stuck at GND
    Warning: Pin "debug_sevenseg_5[1]" is stuck at GND
    Warning: Pin "debug_sevenseg_5[2]" is stuck at GND
    Warning: Pin "debug_sevenseg_5[3]" is stuck at GND
    Warning: Pin "debug_sevenseg_5[4]" is stuck at VCC
    Warning: Pin "debug_sevenseg_5[5]" is stuck at VCC
    Warning: Pin "debug_sevenseg_5[6]" is stuck at GND
    Warning: Pin "debug_sevenseg_5[7]" is stuck at VCC
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 21 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "debug_key[1]"
    Warning: No output dependent on input pin "debug_key[2]"
    Warning: No output dependent on input pin "debug_key[3]"
    Warning: No output dependent on input pin "debug_switch[0]"
    Warning: No output dependent on input pin "debug_switch[1]"
    Warning: No output dependent on input pin "debug_switch[2]"
    Warning: No output dependent on input pin "debug_switch[3]"
    Warning: No output dependent on input pin "debug_switch[4]"
    Warning: No output dependent on input pin "debug_switch[5]"
    Warning: No output dependent on input pin "debug_switch[6]"
    Warning: No output dependent on input pin "debug_switch[7]"
    Warning: No output dependent on input pin "debug_switch[8]"
    Warning: No output dependent on input pin "debug_switch[9]"
    Warning: No output dependent on input pin "debug_switch[10]"
    Warning: No output dependent on input pin "debug_switch[11]"
    Warning: No output dependent on input pin "debug_switch[12]"
    Warning: No output dependent on input pin "debug_switch[13]"
    Warning: No output dependent on input pin "debug_switch[14]"
    Warning: No output dependent on input pin "debug_switch[15]"
    Warning: No output dependent on input pin "debug_switch[16]"
    Warning: No output dependent on input pin "debug_switch[17]"
Info: Implemented 751 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 91 output pins
    Info: Implemented 620 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 264 megabytes
    Info: Processing ended: Wed Mar 23 21:05:52 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_fit top_kirsch --effort=fast --part=EP2C35F672C7
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 23 21:05:52 2016
Info: Command: quartus_fit top_kirsch --effort=fast --part=EP2C35F672C7
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP2C35F672C7 for design "top_kirsch"
Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C7 is compatible
    Info: Device EP2C70F672C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 8 pins of 115 total pins
    Info: Pin o_sevenseg[7] not assigned to an exact location on the device
    Info: Pin o_sevenseg[15] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_0[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_1[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_2[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_3[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_4[7] not assigned to an exact location on the device
    Info: Pin debug_sevenseg_5[7] not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'top_kirsch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a default timing requirement
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    1.000          clk
Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available
        Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  44 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available
        Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  59 pins available
        Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available
        Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  34 pins available
        Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  43 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
    Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: Started post-fitting delay annotation
Warning: Found 91 output pins without output pin load capacitance assignment
    Info: Pin "txflex" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_mode[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_nrst" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_red[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_led_grn[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_2[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_3[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_4[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "debug_sevenseg_5[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Quartus II Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 384 megabytes
    Info: Processing ended: Wed Mar 23 21:05:58 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_sta -t uw-chip-synth-quartus-timing.tcl top_kirsch
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 23 21:05:58 2016
Info: Command: quartus_sta -t uw-chip-synth-quartus-timing.tcl top_kirsch
Info: Quartus(args): top_kirsch
Info: Detected changes in Quartus II Settings File (.qsf).
    Info: Assignment USE_TIMEQUEST_TIMING_ANALYZER changed value from OFF to ON.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
Info: Fmax Summary
    Info:                Restricted
    Info:         Fmax         Fmax      Clock Note
    Info: ============ ============ ========== =====================
    Info:    97.78 MHz    97.78 MHz        clk   
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -9.227
    Info: -setup
    Info: -pairs_only
    Info: -npaths 5
    Info: -detail path_only
    Info: -file {timing_chip_path.rpt}
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -9.227
    Info: -setup
    Info: -pairs_only
    Info: -npaths 5
    Info: -detail path_only
    Info: -stdout
Info: Path #1: Setup slack is -9.227 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch_8_8:u_kirsch|valid_1_
    Info: To Node      : kirsch_8_8:u_kirsch|r3_9_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.909      2.909  R        clock network delay
    Info:      3.186      0.277     uTco  kirsch_8_8:u_kirsch|valid_1_
    Info:      3.186      0.000 RR  CELL  u_kirsch|reg_valid_1_|regout
    Info:      4.962      1.776 RR    IC  u_kirsch|ix28679z52946|dataa
    Info:      5.506      0.544 RR  CELL  u_kirsch|ix28679z52946|combout
    Info:      6.445      0.939 RR    IC  u_kirsch|ix28679z52944|dataa
    Info:      6.990      0.545 RR  CELL  u_kirsch|ix28679z52944|combout
    Info:      7.495      0.505 RR    IC  u_kirsch|stage1|u_max1|ix54128z52930|dataa
    Info:      8.012      0.517 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52930|cout
    Info:      8.012      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52929|cin
    Info:      8.092      0.080 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52929|cout
    Info:      8.092      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52928|cin
    Info:      8.172      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52928|cout
    Info:      8.172      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52927|cin
    Info:      8.252      0.080 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52927|cout
    Info:      8.252      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52926|cin
    Info:      8.332      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52926|cout
    Info:      8.332      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52925|cin
    Info:      8.506      0.174 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52925|cout
    Info:      8.506      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52924|cin
    Info:      8.964      0.458 RR  CELL  u_kirsch|stage1|u_max1|ix54128z52924|combout
    Info:      9.543      0.579 RR    IC  u_kirsch|stage1|u_max1|ix58116z52923|datac
    Info:      9.865      0.322 RR  CELL  u_kirsch|stage1|u_max1|ix58116z52923|combout
    Info:     10.407      0.542 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|dataa
    Info:     10.924      0.517 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|cout
    Info:     10.924      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cin
    Info:     11.004      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cout
    Info:     11.004      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cin
    Info:     11.084      0.080 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cout
    Info:     11.084      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cin
    Info:     11.164      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cout
    Info:     11.164      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.338      0.174 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.338      0.000 FF    IC  u_kirsch|stage1|ix15254z52925|cin
    Info:     11.796      0.458 FR  CELL  u_kirsch|stage1|ix15254z52925|combout
    Info:     12.108      0.312 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.625      0.517 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|cout
    Info:     12.625      0.000 FF    IC  u_kirsch|stage1|ix15254z52923|cin
    Info:     13.083      0.458 FR  CELL  u_kirsch|stage1|ix15254z52923|combout
    Info:     13.083      0.000 RR    IC  u_kirsch|reg_r3_9_|datain
    Info:     13.179      0.096 RR  CELL  kirsch_8_8:u_kirsch|r3_9_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.914      2.914  R        clock network delay
    Info:      3.952      0.038     uTsu  kirsch_8_8:u_kirsch|r3_9_
    Info: 
    Info: Data Arrival Time  :    13.179
    Info: Data Required Time :     3.952
    Info: Slack              :    -9.227 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #2: Setup slack is -9.007 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch_8_8:u_kirsch|valid_0_
    Info: To Node      : kirsch_8_8:u_kirsch|r3_9_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.909      2.909  R        clock network delay
    Info:      3.186      0.277     uTco  kirsch_8_8:u_kirsch|valid_0_
    Info:      3.186      0.000 RR  CELL  u_kirsch|reg_valid_0_|regout
    Info:      4.221      1.035 RR    IC  u_kirsch|ix28679z52949|dataa
    Info:      4.766      0.545 RR  CELL  u_kirsch|ix28679z52949|combout
    Info:      6.586      1.820 RR    IC  u_kirsch|ix28679z52947|datac
    Info:      6.864      0.278 RR  CELL  u_kirsch|ix28679z52947|combout
    Info:      7.195      0.331 RR    IC  u_kirsch|stage1|u_max1|ix54128z52931|dataa
    Info:      7.712      0.517 RR  CELL  u_kirsch|stage1|u_max1|ix54128z52931|cout
    Info:      7.712      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52930|cin
    Info:      7.792      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52930|cout
    Info:      7.792      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52929|cin
    Info:      7.872      0.080 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52929|cout
    Info:      7.872      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52928|cin
    Info:      7.952      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52928|cout
    Info:      7.952      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52927|cin
    Info:      8.032      0.080 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52927|cout
    Info:      8.032      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52926|cin
    Info:      8.112      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52926|cout
    Info:      8.112      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52925|cin
    Info:      8.286      0.174 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52925|cout
    Info:      8.286      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52924|cin
    Info:      8.744      0.458 RR  CELL  u_kirsch|stage1|u_max1|ix54128z52924|combout
    Info:      9.323      0.579 RR    IC  u_kirsch|stage1|u_max1|ix58116z52923|datac
    Info:      9.645      0.322 RR  CELL  u_kirsch|stage1|u_max1|ix58116z52923|combout
    Info:     10.187      0.542 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|dataa
    Info:     10.704      0.517 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|cout
    Info:     10.704      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cin
    Info:     10.784      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cout
    Info:     10.784      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cin
    Info:     10.864      0.080 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cout
    Info:     10.864      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cin
    Info:     10.944      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cout
    Info:     10.944      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.118      0.174 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.118      0.000 FF    IC  u_kirsch|stage1|ix15254z52925|cin
    Info:     11.576      0.458 FR  CELL  u_kirsch|stage1|ix15254z52925|combout
    Info:     11.888      0.312 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.405      0.517 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|cout
    Info:     12.405      0.000 FF    IC  u_kirsch|stage1|ix15254z52923|cin
    Info:     12.863      0.458 FR  CELL  u_kirsch|stage1|ix15254z52923|combout
    Info:     12.863      0.000 RR    IC  u_kirsch|reg_r3_9_|datain
    Info:     12.959      0.096 RR  CELL  kirsch_8_8:u_kirsch|r3_9_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.914      2.914  R        clock network delay
    Info:      3.952      0.038     uTsu  kirsch_8_8:u_kirsch|r3_9_
    Info: 
    Info: Data Arrival Time  :    12.959
    Info: Data Required Time :     3.952
    Info: Slack              :    -9.007 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #3: Setup slack is -8.974 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch_8_8:u_kirsch|g_0_
    Info: To Node      : kirsch_8_8:u_kirsch|r3_9_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.909      2.909  R        clock network delay
    Info:      3.186      0.277     uTco  kirsch_8_8:u_kirsch|g_0_
    Info:      3.186      0.000 RR  CELL  u_kirsch|reg_g_0_|regout
    Info:      4.800      1.614 RR    IC  u_kirsch|ix28679z53020|datad
    Info:      4.978      0.178 RR  CELL  u_kirsch|ix28679z53020|combout
    Info:      6.531      1.553 RR    IC  u_kirsch|ix28679z53019|datad
    Info:      6.709      0.178 RR  CELL  u_kirsch|ix28679z53019|combout
    Info:      7.578      0.869 RR    IC  u_kirsch|stage1|o_add_op12_stage1_add8_0_ix45057z52932|dataa
    Info:      8.095      0.517 RR  CELL  u_kirsch|stage1|o_add_op12_stage1_add8_0_ix45057z52932|cout
    Info:      8.095      0.000 RR    IC  u_kirsch|stage1|o_add_op12_stage1_add8_0_ix45057z52931|cin
    Info:      8.553      0.458 RR  CELL  u_kirsch|stage1|o_add_op12_stage1_add8_0_ix45057z52931|combout
    Info:      9.994      1.441 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52932|dataa
    Info:     10.511      0.517 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52932|cout
    Info:     10.511      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52931|cin
    Info:     10.591      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52931|cout
    Info:     10.591      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|cin
    Info:     10.671      0.080 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|cout
    Info:     10.671      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cin
    Info:     10.751      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cout
    Info:     10.751      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cin
    Info:     10.831      0.080 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cout
    Info:     10.831      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cin
    Info:     10.911      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cout
    Info:     10.911      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.085      0.174 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.085      0.000 FF    IC  u_kirsch|stage1|ix15254z52925|cin
    Info:     11.543      0.458 FR  CELL  u_kirsch|stage1|ix15254z52925|combout
    Info:     11.855      0.312 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.372      0.517 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|cout
    Info:     12.372      0.000 FF    IC  u_kirsch|stage1|ix15254z52923|cin
    Info:     12.830      0.458 FR  CELL  u_kirsch|stage1|ix15254z52923|combout
    Info:     12.830      0.000 RR    IC  u_kirsch|reg_r3_9_|datain
    Info:     12.926      0.096 RR  CELL  kirsch_8_8:u_kirsch|r3_9_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.914      2.914  R        clock network delay
    Info:      3.952      0.038     uTsu  kirsch_8_8:u_kirsch|r3_9_
    Info: 
    Info: Data Arrival Time  :    12.926
    Info: Data Required Time :     3.952
    Info: Slack              :    -8.974 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #4: Setup slack is -8.794 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch_8_8:u_kirsch|valid_1_
    Info: To Node      : kirsch_8_8:u_kirsch|r3_8_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.909      2.909  R        clock network delay
    Info:      3.186      0.277     uTco  kirsch_8_8:u_kirsch|valid_1_
    Info:      3.186      0.000 RR  CELL  u_kirsch|reg_valid_1_|regout
    Info:      4.962      1.776 RR    IC  u_kirsch|ix28679z52946|dataa
    Info:      5.506      0.544 RR  CELL  u_kirsch|ix28679z52946|combout
    Info:      6.445      0.939 RR    IC  u_kirsch|ix28679z52944|dataa
    Info:      6.990      0.545 RR  CELL  u_kirsch|ix28679z52944|combout
    Info:      7.495      0.505 RR    IC  u_kirsch|stage1|u_max1|ix54128z52930|dataa
    Info:      8.012      0.517 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52930|cout
    Info:      8.012      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52929|cin
    Info:      8.092      0.080 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52929|cout
    Info:      8.092      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52928|cin
    Info:      8.172      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52928|cout
    Info:      8.172      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52927|cin
    Info:      8.252      0.080 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52927|cout
    Info:      8.252      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52926|cin
    Info:      8.332      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52926|cout
    Info:      8.332      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52925|cin
    Info:      8.506      0.174 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52925|cout
    Info:      8.506      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52924|cin
    Info:      8.964      0.458 RR  CELL  u_kirsch|stage1|u_max1|ix54128z52924|combout
    Info:      9.543      0.579 RR    IC  u_kirsch|stage1|u_max1|ix58116z52923|datac
    Info:      9.865      0.322 RR  CELL  u_kirsch|stage1|u_max1|ix58116z52923|combout
    Info:     10.407      0.542 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|dataa
    Info:     10.924      0.517 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|cout
    Info:     10.924      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cin
    Info:     11.004      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cout
    Info:     11.004      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cin
    Info:     11.084      0.080 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cout
    Info:     11.084      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cin
    Info:     11.164      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cout
    Info:     11.164      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.338      0.174 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.338      0.000 FF    IC  u_kirsch|stage1|ix15254z52925|cin
    Info:     11.796      0.458 FR  CELL  u_kirsch|stage1|ix15254z52925|combout
    Info:     12.108      0.312 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.650      0.542 RR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|combout
    Info:     12.650      0.000 RR    IC  u_kirsch|reg_r3_8_|datain
    Info:     12.746      0.096 RR  CELL  kirsch_8_8:u_kirsch|r3_8_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.914      2.914  R        clock network delay
    Info:      3.952      0.038     uTsu  kirsch_8_8:u_kirsch|r3_8_
    Info: 
    Info: Data Arrival Time  :    12.746
    Info: Data Required Time :     3.952
    Info: Slack              :    -8.794 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #5: Setup slack is -8.574 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : kirsch_8_8:u_kirsch|valid_0_
    Info: To Node      : kirsch_8_8:u_kirsch|r3_8_
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.909      2.909  R        clock network delay
    Info:      3.186      0.277     uTco  kirsch_8_8:u_kirsch|valid_0_
    Info:      3.186      0.000 RR  CELL  u_kirsch|reg_valid_0_|regout
    Info:      4.221      1.035 RR    IC  u_kirsch|ix28679z52949|dataa
    Info:      4.766      0.545 RR  CELL  u_kirsch|ix28679z52949|combout
    Info:      6.586      1.820 RR    IC  u_kirsch|ix28679z52947|datac
    Info:      6.864      0.278 RR  CELL  u_kirsch|ix28679z52947|combout
    Info:      7.195      0.331 RR    IC  u_kirsch|stage1|u_max1|ix54128z52931|dataa
    Info:      7.712      0.517 RR  CELL  u_kirsch|stage1|u_max1|ix54128z52931|cout
    Info:      7.712      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52930|cin
    Info:      7.792      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52930|cout
    Info:      7.792      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52929|cin
    Info:      7.872      0.080 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52929|cout
    Info:      7.872      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52928|cin
    Info:      7.952      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52928|cout
    Info:      7.952      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52927|cin
    Info:      8.032      0.080 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52927|cout
    Info:      8.032      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52926|cin
    Info:      8.112      0.080 RF  CELL  u_kirsch|stage1|u_max1|ix54128z52926|cout
    Info:      8.112      0.000 FF    IC  u_kirsch|stage1|u_max1|ix54128z52925|cin
    Info:      8.286      0.174 FR  CELL  u_kirsch|stage1|u_max1|ix54128z52925|cout
    Info:      8.286      0.000 RR    IC  u_kirsch|stage1|u_max1|ix54128z52924|cin
    Info:      8.744      0.458 RR  CELL  u_kirsch|stage1|u_max1|ix54128z52924|combout
    Info:      9.323      0.579 RR    IC  u_kirsch|stage1|u_max1|ix58116z52923|datac
    Info:      9.645      0.322 RR  CELL  u_kirsch|stage1|u_max1|ix58116z52923|combout
    Info:     10.187      0.542 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|dataa
    Info:     10.704      0.517 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52930|cout
    Info:     10.704      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cin
    Info:     10.784      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52929|cout
    Info:     10.784      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cin
    Info:     10.864      0.080 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52928|cout
    Info:     10.864      0.000 FF    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cin
    Info:     10.944      0.080 FR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52927|cout
    Info:     10.944      0.000 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cin
    Info:     11.118      0.174 RF  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52926|cout
    Info:     11.118      0.000 FF    IC  u_kirsch|stage1|ix15254z52925|cin
    Info:     11.576      0.458 FR  CELL  u_kirsch|stage1|ix15254z52925|combout
    Info:     11.888      0.312 RR    IC  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|dataa
    Info:     12.430      0.542 RR  CELL  u_kirsch|stage1|o_max_add_stage1_add9_1_ix15254z52924|combout
    Info:     12.430      0.000 RR    IC  u_kirsch|reg_r3_8_|datain
    Info:     12.526      0.096 RR  CELL  kirsch_8_8:u_kirsch|r3_8_
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.914      2.914  R        clock network delay
    Info:      3.952      0.038     uTsu  kirsch_8_8:u_kirsch|r3_8_
    Info: 
    Info: Data Arrival Time  :    12.526
    Info: Data Required Time :     3.952
    Info: Slack              :    -8.574 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Evaluation of Tcl script uw-chip-synth-quartus-timing.tcl was successful
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Wed Mar 23 21:05:59 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_asm top_kirsch
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 23 21:05:59 2016
Info: Command: quartus_asm top_kirsch
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 294 megabytes
    Info: Processing ended: Wed Mar 23 21:06:01 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_eda top_kirsch --simulation --tool=modelsim --format=vhdl
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 23 21:06:02 2016
Info: Command: quartus_eda top_kirsch --simulation=on --tool=modelsim --format=vhdl
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "top_kirsch.vho" and "top_kirsch_vhd.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Wed Mar 23 21:06:03 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
executing /opt-src/CMC/local/maagaard/tools/altera/quartus/bin/quartus_eda top_kirsch --simulation --tool=modelsim --format=verilog
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 23 21:06:03 2016
Info: Command: quartus_eda top_kirsch --simulation=on --tool=modelsim --format=verilog
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "top_kirsch.vo" and "top_kirsch_v.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Wed Mar 23 21:06:04 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
QuestaSim vlog 10.4a Compiler 2015.03 Mar 24 2015
Start time: 21:06:04 on Mar 23,2016
vlog -novopt -work work-msim uw_tmp/top_kirsch_logic.v 
Info: Compiling module top_kirsch_logic
Info: Compiling module or_3u_3u
Info: Compiling module or_5u_5u
Info: Compiling module or_4u_4u
Info: Compiling module kirsch_8_8
Info: Compiling module and_17u_17u
Info: Compiling module and_9u_9u
Info: Compiling module or_7u_7u
Info: Compiling module or_6u_6u
Info: Compiling module ram_new_1_work_kirsch_8_8_main_unfold_1777
Info: Compiling module ram_new_0_work_kirsch_8_8_main_unfold_1777
Info: Compiling module clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F
Info: Compiling module sub_12u_12u_12u_0
Info: Compiling module counter_up_cnt_en_sclear_clock_0_8_cx6_kirsch_8_8
Info: Compiling module counter_up_cnt_en_sclear_clock_0_8_cx5_kirsch_8_8
Info: Compiling module inc_8u_8u_0_0
Info: Compiling module select_4_4
Info: Compiling module stage2_hardware
Info: Compiling module add_13u_13u_13u_0_0
Info: Compiling module custom_max_10
Info: Compiling module gt_10u_10u
Info: Compiling module stage1_hardware
Info: Compiling module add_9u_9u_9u_0_0
Info: Compiling module add_8u_8u_8u_0_0
Info: Compiling module custom_max_8
Info: Compiling module gt_8u_8u
Info: Compiling module uw_uart
Info: Compiling module DFFRSE
Info: Compiling module and_16u_16u
Info: Compiling module counter_up_sclear_clock_clk_en_0_16_cx4_uw_uart
Info: Compiling module inc_16u_16u_0_0
Info: Compiling module UARTS
Info: Compiling module eq_9u_9u
Info: Compiling module eq_8u_8u
Info: Compiling module counter_up_cnt_en_sclear_aclear_clock_clk_en_0_4_cx3_UARTS
Info: Compiling module inc_4u_4u_0_0
Info: Compiling module counter_dn_cnt_en_sload_aclear_clock_clk_en_0_4_cx2_UARTS
Info: Compiling module dec_4u_4u_0_0
Info: Compiling module DFFE
Info: Compiling module counter_up_sclear_aclear_clock_0_12_cx1_UARTS
Info: Compiling module inc_12u_12u_0_0
Info: Compiling module counter_up_sclear_aclear_clock_0_11_cx0_UARTS
Info: Compiling module inc_11u_11u_0_0
Info: Compiling module DFF
Info: Compiling module and_4u_4u
Info: Compiling module mux_4u_4u
Info: Compiling module mux_3u_3u
Info: Compiling module select_3_3

Top level modules:
	top_kirsch_logic
End time: 21:06:04 on Mar 23,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
 QuestaSim vcom 10.4a Compiler 2015.03 Mar 24 2015
Start time: 21:06:05 on Mar 23,2016
vcom -93 "+acc" -work work-msim mem.vhd kirsch_synth_pkg.vhd kirsch.vhd lib_kirsch.vhd top_kirsch.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling package kirsch_synth_pkg
-- Compiling package body kirsch_synth_pkg
-- Loading package kirsch_synth_pkg
-- Compiling entity custom_max
-- Compiling architecture main of custom_max
-- Compiling entity stage1_hardware
-- Compiling architecture main of stage1_hardware
-- Loading entity custom_max
-- Compiling entity stage2_hardware
-- Compiling architecture main of stage2_hardware
-- Compiling entity kirsch
-- Compiling architecture main of kirsch
-- Loading entity mem
-- Loading entity stage1_hardware
-- Loading entity stage2_hardware
-- Compiling entity UARTS
-- Compiling architecture RTL of UARTS
-- Compiling entity uw_uart
-- Compiling architecture main of uw_uart
-- Loading entity UARTS
-- Loading package kirsch_synth_pkg
-- Compiling entity top_kirsch
-- Compiling architecture main of top_kirsch
-- Loading entity uw_uart
-- Loading entity kirsch
End time: 21:06:05 on Mar 23,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
 QuestaSim vlog 10.4a Compiler 2015.03 Mar 24 2015
Start time: 21:06:05 on Mar 23,2016
vlog -novopt "+acc" -work work-msim uw_tmp/top_kirsch_chip.v 
-- Compiling module top_kirsch_chip

Top level modules:
	top_kirsch_chip
End time: 21:06:05 on Mar 23,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

QuestaSim vmap 10.4a Lib Mapping Utility 2015.03 Mar 24 2015
vmap -c 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
WARNING: test_vlog_gen_xml: errors: QuestaSim vlog 10.4a Compiler 2015.03 Mar 24 2015

INFO: generic-gate       netlist         written to uw_tmp/top_kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/top_kirsch_logic.v
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: chip               netlist         written to uw_tmp/top_kirsch_chip.vhd
INFO: chip               area estimate   written to RPT/area_chip.rpt
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
