module 8bit_counter(clock, enable, reset, counter);
	input clock, enable, reset;
	output reg [7:0] counter;
	reg [7:0] counter_next;

	always @(*) begin
		counter_next = counter + 1;
	end

	always @(posedge clock or negedge reset) begin
		if (!reset)
			counter <= 7'b0;
		else
			counter <= counter_next;
	end


endmodule