//*****************************************************
//                  usart 发送模块
//*****************************************************
module usart_tx(
	input sys_clk,
	input sys_rst_n,
	
	input [7:0] data_in,
	output reg data_en,
	output reg data_out
);

//parameter define 
parameter BOUNDS  =  115200;
parameter S_CLK   =  50_000_000;
localparam S_CNT  =  S_CLK / BOUNDS;


//reg define 
reg [ 7:0] data_reg;
reg [ 3:0] data_cnt;
reg [15:0] cnt;

//wire define 


//****************************************************
//                     main code 
//****************************************************
//计数逻辑
always @(posedge sys_clk or negedge sys_rst_n) begin
	if(!sys_rst_n) 
	    cnt <= 16'd0;
	else if(cnt < S_CLK) 
       cnt <= cnt + 1'b1;
	else 
	    cnt <= 16'b0;
end

//位数计数
always @(posedge sys_clk or negedge sys_rst_n) begin
	if(!sys_rst_n)
	     data_cnt <= 4'd0;
	else if(data_cnt < 4'd8) begin
	     if(cnt == (S_CLK >> 1))
		      data_cnt <= data_cnt + 1'b1;
		  else 
		      data_cnt <= data_cnt;
	end 
	else 
	     data_cnt <= 4'd0;
end 

//


endmodule 










endmodule 