
---------- Begin Simulation Statistics ----------
simSeconds                                   0.099619                       # Number of seconds simulated (Second)
simTicks                                  99618715250                       # Number of ticks simulated (Tick)
finalTick                                 99618715250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4243.17                       # Real time elapsed on the host (Second)
hostTickRate                                 23477427                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8924740                       # Number of bytes of host memory used (Byte)
simInsts                                    600000002                       # Number of instructions simulated (Count)
simOps                                     1084935414                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   141404                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     255690                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        398474862                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.664125                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.505741                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1205717133                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  2359456                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1132019135                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued               18401263                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            123140969                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         262331250                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved             1573006                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           398314610                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.842023                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.788523                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 109056284     27.38%     27.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5409670      1.36%     28.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2933016      0.74%     29.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2919127      0.73%     30.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 277996513     69.79%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             398314610                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     24869858      2.20%      2.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     768486683     67.89%     70.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     11713324      1.03%     71.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1480      0.00%     71.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     18335792      1.62%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          373      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     11719867      1.04%     73.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           12      0.00%     73.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          954      0.00%     73.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     18007823      1.59%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          207      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     17561787      1.55%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      5853929      0.52%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    169427488     14.97%     92.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     62595972      5.53%     97.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      5860791      0.52%     98.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     17582763      1.55%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1132019135                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.840880                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2478570025                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1218695972                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1027610401                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 202184114                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                112587790                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        100889861                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1006250987                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    100898290                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1340385                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             647                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          160252                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      188103130                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      85925247                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     13728406                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2130615                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          294      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      21235433     17.10%     17.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     19781072     15.93%     33.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        84688      0.07%     33.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     69731558     56.15%     89.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      6752777      5.44%     94.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      6599485      5.31%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      124185307                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          280      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      2904020     18.64%     18.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      1534185      9.85%     28.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          159      0.00%     28.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      9654977     61.98%     90.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       888039      5.70%     96.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       595336      3.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      15576996                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           46      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          316      0.05%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           69      0.01%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       581527     99.84%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          305      0.05%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          198      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       582464                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           14      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     18331407     16.88%     16.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     18246884     16.80%     33.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        84529      0.08%     33.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     60076568     55.31%     89.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      5864736      5.40%     94.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     94.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      6004148      5.53%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    108608286                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           14      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          187      0.05%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           67      0.02%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       381598     99.86%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          119      0.03%     99.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          142      0.04%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       382127                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     47178891     37.99%     37.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     49087962     39.53%     77.52% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     21235426     17.10%     94.62% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      6683028      5.38%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    124185307                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       391637     67.26%     67.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       190614     32.74%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           18      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       582272                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          69731852                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     22555267                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            582464                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            497                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       391951                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        190513                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            124185307                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               391635                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                58977787                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.474918                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1119                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         6684173                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            6683028                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1145                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          294      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     21235433     17.10%     17.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     19781072     15.93%     33.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        84688      0.07%     33.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     69731558     56.15%     89.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      6752777      5.44%     94.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      6599485      5.31%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    124185307                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          121      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     21235417     32.57%     32.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          471      0.00%     32.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        84688      0.13%     32.70% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     37286800     57.18%     89.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          538      0.00%     89.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      6599485     10.12%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      65207520                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          316      0.08%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       391014     99.84%     99.92% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          305      0.08%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       391635                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          316      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       391014     99.84%     99.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          305      0.08%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       391635                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      6684173                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      6683028                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1145                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          267                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      6684440                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             22769780                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               22769777                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            4438364                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               18331407                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            18331407                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       104249933                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          786450                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1014130                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    382312309                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.837825                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.339781                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       135591072     35.47%     35.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        21263767      5.56%     41.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        10635034      2.78%     43.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        11442231      2.99%     46.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         8826139      2.31%     49.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5       194554066     50.89%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            5                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    382312309                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      524288                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              18331413                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     24185562      2.23%      2.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    731568394     67.43%     69.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     11707988      1.08%     70.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1317      0.00%     70.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     17562758      1.62%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          324      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     11708515      1.08%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          734      0.00%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     17563213      1.62%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           71      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     17561781      1.62%     76.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      5853927      0.54%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    162977047     15.02%     92.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     60825454      5.61%     97.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      5854772      0.54%     98.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     17563513      1.62%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1084935414                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     194554066                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            600000002                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1084935414                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      600000002                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1084935414                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.664125                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.505741                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          247220786                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           99524184                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1001597432                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        168831819                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        78388967                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     24185562      2.23%      2.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    731568394     67.43%     69.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     11707988      1.08%     70.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1317      0.00%     70.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     17562758      1.62%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          324      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu     11708515      1.08%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          734      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     17563213      1.62%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           71      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     17561781      1.62%     76.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      5853927      0.54%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    162977047     15.02%     92.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     60825454      5.61%     97.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      5854772      0.54%     98.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     17563513      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1084935414                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    108608288                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     84188190                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     24420084                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     60076570                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     48531704                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     18331413                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     18331407                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      194902189                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         194902189                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     194902189                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        194902189                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       802232                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          802232                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       802232                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         802232                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  64126013250                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  64126013250                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  64126013250                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  64126013250                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    195704421                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     195704421                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    195704421                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    195704421                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004099                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004099                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004099                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004099                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 79934.499309                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 79934.499309                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 79934.499309                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 79934.499309                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          137                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1310                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            6                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      27.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   218.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       534988                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            534988                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       264445                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        264445                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       264445                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       264445                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       537787                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       537787                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       537787                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       537787                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  44775831500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  44775831500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  44775831500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  44775831500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002748                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002748                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002748                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002748                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 83259.415903                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 83259.415903                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 83259.415903                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 83259.415903                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 537272                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data       262144                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total       262144                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data       262144                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total       262144                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data    491546000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total    491546000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data       262144                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total       262144                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data       262144                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total       262144                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    117310631                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       117310631                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       266967                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        266967                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  19384332250                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  19384332250                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    117577598                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    117577598                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002271                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002271                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 72609.469522                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 72609.469522                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       264442                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       264442                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2525                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2525                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    168145000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    168145000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 66592.079208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 66592.079208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     77591558                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       77591558                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       535265                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       535265                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  44741681000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  44741681000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     78126823                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     78126823                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006851                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006851                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83587.906925                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 83587.906925                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       535262                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       535262                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  44607686500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  44607686500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006851                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006851                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 83338.040997                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 83338.040997                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.861819                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            195964264                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             537784                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             364.392143                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              219750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.861819                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999730                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999730                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           53                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          448                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1570367456                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1570367456                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 28143561                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             159217143                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 162237017                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              47330482                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1386407                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             48090596                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   702                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1220872097                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2831                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtlb.rdAccesses                          0                       # TLB accesses on read requests (Count)
system.cpu.dtlb.wrAccesses                          0                       # TLB accesses on write requests (Count)
system.cpu.dtlb.rdMisses                            0                       # TLB misses on read requests (Count)
system.cpu.dtlb.wrMisses                            0                       # TLB misses on write requests (Count)
system.cpu.dtlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1130678746                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        112478971                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       174913284                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       80071097                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.837516                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      411110531                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     400544165                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      123666462                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      83313946                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1194710521                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    765531435                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         254984381                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    492139095                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           77006416                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     392917303                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2774062                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles               432313                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles       2881138                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  95196526                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   952                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          398314610                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.122878                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.657861                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                147542196     37.04%     37.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  7026693      1.76%     38.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 21692820      5.45%     44.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 12811983      3.22%     47.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 30490355      7.65%     55.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 39425315      9.90%     65.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                139325248     34.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            398314610                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             683178829                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.714484                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          124185307                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.311652                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       696825                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       95194860                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          95194860                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      95194860                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         95194860                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1666                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1666                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1666                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1666                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    122099500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    122099500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    122099500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    122099500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     95196526                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      95196526                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     95196526                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     95196526                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 73289.015606                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 73289.015606                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 73289.015606                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 73289.015606                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          364                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     121.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          587                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           587                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          587                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          587                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1079                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1079                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1079                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1079                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     86208500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     86208500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     86208500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     86208500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79896.663577                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79896.663577                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79896.663577                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79896.663577                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    567                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     95194860                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        95194860                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1666                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1666                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    122099500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    122099500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     95196526                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     95196526                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 73289.015606                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 73289.015606                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          587                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          587                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1079                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1079                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     86208500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     86208500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79896.663577                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79896.663577                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.900579                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             95195939                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1079                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           88226.078777                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              125500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.900579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          761573287                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         761573287                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1386407                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   38509650                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   428980                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1208076589                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  206                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                188103130                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                85925247                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                786499                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    131373                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1882                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         150440                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         190709                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       980157                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1170866                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1130493960                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1128500262                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 846617467                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1428170315                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.832049                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.592799                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.itlb.rdAccesses                          0                       # TLB accesses on read requests (Count)
system.cpu.itlb.wrAccesses                          0                       # TLB accesses on write requests (Count)
system.cpu.itlb.rdMisses                            0                       # TLB misses on read requests (Count)
system.cpu.itlb.wrMisses                            0                       # TLB misses on write requests (Count)
system.cpu.itlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    57073050                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                19271278                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   26                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              150440                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                7536265                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      7                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          168831819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.347333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            13.471645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              168654828     99.90%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  466      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   78      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   86      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   57      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   71      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   37      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   88      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   93      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   49      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              37680      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 32      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              37658      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 35      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 37      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 87      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                107      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                263      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                227      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                742      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2616      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                608      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                230      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 52      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 38      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 41      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              12739      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 26      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              12726      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  7      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            70015      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             4403                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            168831819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               174913261                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                80071100                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       581                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    492493                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                95637057                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                    440642                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1386407                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 48741874                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                45959928                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6359                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 188455127                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             113764915                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1216320192                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 15894                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               33393858                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents               38444290                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents        23331824                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2061124118                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  3846983661                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1295076709                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 131018108                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1855128853                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                205994897                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      84                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  41                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 166380097                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1372964537                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2394373503                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                600000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1084935414                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                150032                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 3604                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1066175                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              17883                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  3                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 3                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              535259                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             535259                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            3604                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         2725                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1612846                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  1615571                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        69056                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     68657408                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  68726464                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            546219                       # Total snoops (Count)
system.l2bus.snoopTraffic                    33995968                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             1085085                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.011553                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.106862                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   1072549     98.84%     98.84% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     12536      1.16%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               1085085                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            536670250                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              809748                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           403338750                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1076705                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       537842                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             12535                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        12535                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                30                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               485                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  515                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               30                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              485                       # number of overall hits (Count)
system.l2cache.overallHits::total                 515                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1049                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          537299                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             538348                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1049                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         537299                       # number of overall misses (Count)
system.l2cache.overallMisses::total            538348                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     85582750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  44500338000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   44585920750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     85582750                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  44500338000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  44585920750                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1079                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        537784                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           538863                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1079                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       537784                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          538863                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.972196                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.999098                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999044                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.972196                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.999098                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999044                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 81585.081030                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 82822.298199                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 82819.887415                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 81585.081030                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 82822.298199                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 82819.887415                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          531184                       # number of writebacks (Count)
system.l2cache.writebacks::total               531184                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1049                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       537299                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         538348                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1049                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       537299                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        538348                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     82960250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  43157090500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  43240050750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     82960250                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  43157090500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  43240050750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.972196                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.999098                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999044                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.972196                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.999098                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999044                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79085.081030                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 80322.298199                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 80319.887415                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79085.081030                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 80322.298199                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 80319.887415                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    545662                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           46                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           46                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data            43                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               43                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       535216                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         535216                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  44334717750                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  44334717750                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       535259                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       535259                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.999920                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999920                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 82835.187569                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 82835.187569                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       535216                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       535216                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  42996677750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  42996677750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.999920                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999920                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 80335.187569                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 80335.187569                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           30                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          442                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          472                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1049                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         2083                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         3132                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     85582750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    165620250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    251203000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1079                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         2525                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         3604                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.972196                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.824950                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.869034                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 81585.081030                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 79510.441671                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 80205.300128                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1049                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         2083                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         3132                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     82960250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    160412750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    243373000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.972196                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.824950                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.869034                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79085.081030                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 77010.441671                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 77705.300128                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       534988                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       534988                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       534988                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       534988                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4086.981032                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1076658                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                549758                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.958422                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 122750                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    67.943748                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    28.241327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3990.795956                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.016588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.006895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.974315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.997798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              53                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             467                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3576                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               9163390                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              9163390                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp                 3132                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty        1000915                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict               5633                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              535216                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             535216                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq            3132                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      1610428                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     68450048                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                            472816                       # Total snoops (Count)
system.l3bus.snoopTraffic                    30062784                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             1011164                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000551                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.023464                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   1010607     99.94%     99.94% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                       557      0.06%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               1011164                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            533612000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy           403761000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         1072080                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests       533732                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops               557                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops          557                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.data                17                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                   17                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.data               17                       # number of overall hits (Count)
system.l3cache.overallHits::total                  17                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1049                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          537282                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             538331                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1049                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         537282                       # number of overall misses (Count)
system.l3cache.overallMisses::total            538331                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     79813250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data  41545146250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   41624959500                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     79813250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data  41545146250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  41624959500                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1049                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        537299                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           538348                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1049                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       537299                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          538348                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.999968                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.999968                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.999968                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.999968                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 76085.081030                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 77324.656791                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 77322.241335                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 76085.081030                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 77324.656791                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 77322.241335                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          469731                       # number of writebacks (Count)
system.l3cache.writebacks::total               469731                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         1049                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       537282                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         538331                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1049                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       537282                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        538331                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     77190750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  40201941250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  40279132000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     77190750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  40201941250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  40279132000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.999968                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.999968                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.999968                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.999968                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 73585.081030                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 74824.656791                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 74822.241335                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 73585.081030                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 74824.656791                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 74822.241335                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                    472816                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks           14                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total           14                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data             2                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total                2                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data       535214                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         535214                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  41391024250                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  41391024250                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       535216                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       535216                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.999996                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.999996                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 77335.466281                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 77335.466281                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       535214                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       535214                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  40052989250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  40052989250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.999996                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.999996                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 74835.466281                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 74835.466281                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.data           15                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total           15                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1049                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         2068                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total         3117                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     79813250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    154122000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    233935250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1049                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data         2083                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total         3132                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.992799                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.995211                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 76085.081030                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 74527.079304                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 75051.411614                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1049                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         2068                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total         3117                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     77190750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data    148952000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total    226142750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.992799                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.995211                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 73585.081030                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 72027.079304                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 72551.411614                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks       531184                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       531184                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       531184                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       531184                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            56058.799584                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 1072066                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                538352                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.991385                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 120000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks     3.133689                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst   213.220117                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data 55842.445778                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.000048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.003253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.852088                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.855389                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024        65536                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              53                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             467                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            4684                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3           46851                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           13481                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              17691632                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             17691632                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    469731.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1049.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    537282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001730601992                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         27083                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         27083                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1545105                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              443531                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       538331                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      469731                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     538331                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    469731                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       57.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 538331                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                469731                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   536508                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1041                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      417                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      235                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      102                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       26                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                   18016                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                   18252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                   27094                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                   27087                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                   27088                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                   27088                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                   27086                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                   27089                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                   27098                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                   27091                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                   27096                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                   27084                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                   27083                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                   27085                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                   27096                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                   27085                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                   27083                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                   27083                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        27083                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       19.877008                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      17.985669                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      48.824874                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          27003     99.70%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           40      0.15%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            2      0.01%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            1      0.00%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            8      0.03%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151           21      0.08%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            7      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4736-4863            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          27083                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        27083                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.342318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.316210                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.938894                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8823     32.58%     32.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               231      0.85%     33.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             17964     66.33%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                65      0.24%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          27083                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 34453184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              30062784                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               345850515.27253056                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               301778475.30512094                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    99618647750                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       98821.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        67136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     34386048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     30059648                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 673929.590755287325                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 345176585.681775271893                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 301746995.276572763920                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1049                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       537282                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       469731                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     50675896                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  26629606704                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 5573861306212                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     48308.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     49563.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  11866070.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        67136                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     34386048                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        34453184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        67136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        67136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     30062784                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     30062784                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1049                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        537282                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           538331                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       469731                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          469731                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          673930                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       345176586                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          345850515                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       673930                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         673930                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    301778475                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         301778475                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    301778475                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         673930                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      345176586                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         647628991                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                538331                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               469682                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         67279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         67320                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         67443                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         67318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         67244                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         67239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         67254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         67234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         58626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         58658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         58778                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         58756                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         58648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         58765                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         58683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         58768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              17263796748                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1793718892                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         26680282600                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 32069.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            49561.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               394471                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              309731                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             73.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            65.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       303809                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   212.344150                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   128.804991                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   279.221822                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       130406     42.92%     42.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       120012     39.50%     82.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         8301      2.73%     85.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4125      1.36%     86.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4834      1.59%     88.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3716      1.22%     89.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         7638      2.51%     91.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3177      1.05%     92.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        21600      7.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       303809                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           34453184                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        30059648                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               345.850515                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               301.746995                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.57                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                69.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     473755581.936067                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     2361473816.486487                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    1476589391.894142                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   1108006140.192142                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8675957690.213259                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 46009089004.003944                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 752928995.884764                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   60857800620.605408                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    610.907303                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    228142586                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4492950000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  94897622664                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3117                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        469731                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2545                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             535214                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            535214                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3117                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      1548938                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      1548938                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1548938                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port     64515968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total     64515968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 64515968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             538331                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   538331    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               538331                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  99618715250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           722382750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          678905400                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1010607                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       472276                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
