
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006121                       # Number of seconds simulated
sim_ticks                                  6121061500                       # Number of ticks simulated
final_tick                                 6121061500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85784                       # Simulator instruction rate (inst/s)
host_op_rate                                   166826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               89949583                       # Simulator tick rate (ticks/s)
host_mem_usage                                 709576                       # Number of bytes of host memory used
host_seconds                                    68.05                       # Real time elapsed on the host
sim_insts                                     5837564                       # Number of instructions simulated
sim_ops                                      11352502                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          106368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           58112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              164480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       106368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         106368                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1662                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              908                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2570                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           17377378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9493778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               26871156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      17377378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          17377378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          17377378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9493778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              26871156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1662.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       908.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5749                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2570                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  164480                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   164480                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                241                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               188                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6120968500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2570                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1890                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      557                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      103                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          896                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     180.785714                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    112.941577                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    231.789133                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           551     61.50%     61.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          165     18.42%     79.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           55      6.14%     86.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           32      3.57%     89.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      3.01%     92.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      1.90%     94.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      0.78%     95.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           13      1.45%     96.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           29      3.24%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           896                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       106368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        58112                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 17377378.090385138988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9493778.162496814504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1662                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          908                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     62722500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    141880500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37739.17                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    156256.06                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     156415500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                204603000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12850000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      60862.06                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 79612.06                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         26.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      26.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.21                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.21                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1663                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  64.71                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2381699.81                       # Average gap between requests
system.mem_ctrl.pageHitRate                     64.71                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2748900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1438305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9953160                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          93425280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              34223940                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               6701760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        281870130                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        188170560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1207402020                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1825935015                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             298.303655                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6028354750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      13854500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       39520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    4920385500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    490023500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       39157500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    618120500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3727080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1962015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8396640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          316539600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              74594760                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              23235360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        935977620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        685934400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         587272260                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2637860625                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             430.948231                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5896418250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      49145000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      133900000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2057595000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1786283500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       41548500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   2052589500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1930431                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1930431                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            207680                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               961954                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  702093                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              99716                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          961954                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             512293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           449661                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        95433                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2160314                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1725199                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4640                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           691                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1780201                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           598                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6121061500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12242124                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             311387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9485351                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1930431                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1214386                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11649642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  418644                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         17                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  311                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4371                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          219                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1779724                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1680                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           12175293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.559207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.773485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2141542     17.59%     17.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1083700      8.90%     26.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8950051     73.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12175293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.157688                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.774813                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1219234                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1708890                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8143253                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                894594                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 209322                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               16965838                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                723537                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 209322                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2235215                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  319211                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2054                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7991796                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1417695                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               16215427                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                361294                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   556                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 547078                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    148                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 512627                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1446                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            14583990                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              39050000                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28534634                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              8128                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10047188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4536802                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 41                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             40                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1248114                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2817555                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1967740                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            294181                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            81448                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15497883                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 885                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12822743                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            443541                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4146265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7355766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            869                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      12175293                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.053177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.730171                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2939114     24.14%     24.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5649615     46.40%     70.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3586564     29.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12175293                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3958434     76.58%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    235      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     26      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     76.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 831851     16.09%     92.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                378638      7.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             46072      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8732308     68.10%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5447      0.04%     68.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   519      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  837      0.01%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  308      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 281      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2282055     17.80%     86.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1748701     13.64%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3766      0.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2431      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12822743                       # Type of FU issued
system.cpu.iq.rate                           1.047428                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5169205                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.403128                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           43417668                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19632378                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12315501                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15857                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14316                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6546                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17937945                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7931                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           872303                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       880021                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3587                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1745                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       300226                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          166                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           480                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 209322                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  178596                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 14203                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15498768                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            163830                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2817555                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1967740                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                319                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4031                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6965                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1745                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         103026                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       116318                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               219344                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12399968                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2160024                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            422775                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3884719                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1152816                       # Number of branches executed
system.cpu.iew.exec_stores                    1724695                       # Number of stores executed
system.cpu.iew.exec_rate                     1.012894                       # Inst execution rate
system.cpu.iew.wb_sent                       12339358                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12322047                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8578422                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15678204                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.006529                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.547156                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3787770                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            207947                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     11823593                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.960157                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.904591                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5082465     42.99%     42.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2129754     18.01%     61.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4611374     39.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11823593                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5837564                       # Number of instructions committed
system.cpu.commit.committedOps               11352502                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3605048                       # Number of memory references committed
system.cpu.commit.loads                       1937534                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1106007                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5898                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11281708                       # Number of committed integer instructions.
system.cpu.commit.function_calls               408331                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        31200      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7709031     67.91%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5414      0.05%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              497      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.01%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1935172     17.05%     85.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1665298     14.67%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2362      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2216      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11352502                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4611374                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     22352491                       # The number of ROB reads
system.cpu.rob.rob_writes                    30632896                       # The number of ROB writes
system.cpu.timesIdled                             758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           66831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5837564                       # Number of Instructions Simulated
system.cpu.committedOps                      11352502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.097129                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.097129                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.476842                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.476842                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21805175                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9349995                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5171                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3985                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2061779                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1652057                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5859983                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998353                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2914273                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             63077                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.201833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998353                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23667837                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23667837                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1198662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1198662                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1652468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1652468                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2851130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2851130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2851130                       # number of overall hits
system.cpu.dcache.overall_hits::total         2851130                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        84133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84133                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        15332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15332                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        99465                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99465                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        99465                       # number of overall misses
system.cpu.dcache.overall_misses::total         99465                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1038193500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1038193500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    353132500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    353132500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1391326000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1391326000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1391326000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1391326000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1282795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1282795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2950595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2950595                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2950595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2950595                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009193                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033710                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033710                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033710                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033710                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12339.908241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12339.908241                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23032.383251                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23032.383251                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13988.096315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13988.096315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13988.096315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13988.096315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5023                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               566                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.874558                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        61507                       # number of writebacks
system.cpu.dcache.writebacks::total             61507                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35357                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35357                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          986                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          986                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        36343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36343                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36343                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48776                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14346                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        63122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        63122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63122                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    598301500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    598301500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    330074500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    330074500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    928376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    928376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    928376000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    928376000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.038023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021393                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12266.309250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12266.309250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23008.120731                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23008.120731                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14707.645512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14707.645512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14707.645512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14707.645512                       # average overall mshr miss latency
system.cpu.dcache.replacements                  63061                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.582721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1779130                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2718                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            654.573216                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.582721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987466                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987466                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14240502                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14240502                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1776412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1776412                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1776412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1776412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1776412                       # number of overall hits
system.cpu.icache.overall_hits::total         1776412                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3311                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3311                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3311                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3311                       # number of overall misses
system.cpu.icache.overall_misses::total          3311                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191512499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191512499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    191512499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191512499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191512499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191512499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1779723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1779723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1779723                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1779723                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1779723                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1779723                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001860                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001860                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001860                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001860                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001860                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001860                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57841.286318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57841.286318                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57841.286318                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57841.286318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57841.286318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57841.286318                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          737                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.095238                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          592                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          592                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          592                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          592                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          592                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          592                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2719                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2719                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2719                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2719                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2719                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2719                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157747499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157747499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157747499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157747499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157747499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157747499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001528                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001528                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001528                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001528                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58016.733726                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58016.733726                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58016.733726                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58016.733726                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58016.733726                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58016.733726                       # average overall mshr miss latency
system.cpu.icache.replacements                   2123                       # number of replacements
system.l2bus.snoop_filter.tot_requests         131025                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        65198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         2621                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               51462                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         61508                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3693                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                45                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               12                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              14333                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             14333                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          51463                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7491                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       189235                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  196726                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       169600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      7971776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8141376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               123                       # Total snoops (count)
system.l2bus.snoopTraffic                        6016                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              65858                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.040010                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.195985                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    63223     96.00%     96.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                     2635      4.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                65858                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            188528500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6828932                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           157698500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2129.918153                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 127209                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2570                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                49.497665                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1442.481448                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   687.436705                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.352168                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.167831                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.520000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2553                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2285                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.623291                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1020250                       # Number of tag accesses
system.l2cache.tags.data_accesses             1020250                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        61508                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        61508                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        13634                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            13634                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          987                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        48510                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        49497                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             987                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           62144                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               63131                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            987                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          62144                       # number of overall hits
system.l2cache.overall_hits::total              63131                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          697                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            697                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1663                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          211                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1874                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1663                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           908                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2571                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1663                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          908                       # number of overall misses
system.l2cache.overall_misses::total             2571                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    167119500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    167119500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    142853500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18499000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    161352500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    142853500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    185618500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    328472000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    142853500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    185618500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    328472000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        61508                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        61508                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        14331                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        14331                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2650                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        48721                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        51371                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2650                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        63052                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65702                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2650                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        63052                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65702                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.048636                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.048636                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.627547                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.004331                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.036480                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.627547                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.014401                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.039131                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.627547                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.014401                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.039131                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 239769.727403                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 239769.727403                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85901.082381                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 87672.985782                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86100.586980                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85901.082381                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 204425.660793                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 127760.404512                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85901.082381                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 204425.660793                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 127760.404512                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          697                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          697                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1663                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          211                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1874                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1663                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          908                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2571                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1663                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          908                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2571                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    165725500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    165725500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    139529500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18077000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    157606500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    139529500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    183802500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    323332000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    139529500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    183802500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    323332000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.048636                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.048636                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.627547                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.004331                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.036480                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.627547                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.014401                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.039131                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.627547                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.014401                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.039131                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 237769.727403                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 237769.727403                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83902.285027                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85672.985782                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84101.654216                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83902.285027                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 202425.660793                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 125761.182419                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83902.285027                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 202425.660793                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 125761.182419                       # average overall mshr miss latency
system.l2cache.replacements                        17                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2587                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           17                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1873                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                17                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                697                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               697                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1873                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5157                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       164480                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2570                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2570    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2570                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1293500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6425000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2134.364634                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2570                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2570                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1444.994918                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   689.369716                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.044098                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.021038                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.065136                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2570                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2302                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.078430                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                43690                       # Number of tag accesses
system.l3cache.tags.data_accesses               43690                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          697                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            697                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1662                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          211                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1873                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1662                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           908                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2570                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1662                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          908                       # number of overall misses
system.l3cache.overall_misses::total             2570                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    159452500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    159452500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    124571500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16178000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    140749500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    124571500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    175630500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    300202000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    124571500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    175630500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    300202000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          697                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          697                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1662                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          211                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1873                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1662                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          908                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2570                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1662                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          908                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2570                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 228769.727403                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 228769.727403                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74952.767750                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 76672.985782                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75146.556327                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74952.767750                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 193425.660793                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 116810.116732                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74952.767750                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 193425.660793                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 116810.116732                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          697                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          697                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1662                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          211                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1873                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1662                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          908                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2570                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1662                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          908                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2570                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    158058500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    158058500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121247500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15756000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    137003500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    121247500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    173814500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    295062000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    121247500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    173814500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    295062000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 226769.727403                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 226769.727403                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72952.767750                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74672.985782                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73146.556327                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72952.767750                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 191425.660793                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 114810.116732                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72952.767750                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 191425.660793                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 114810.116732                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6121061500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1873                       # Transaction distribution
system.membus.trans_dist::ReadExReq               697                       # Transaction distribution
system.membus.trans_dist::ReadExResp              697                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1873                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2570                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2570    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2570                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1285000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6934000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
