<root><simulation><result_generated_time />2023-05-16 18:15:36<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 75, 'OX': 75, 'IY': 151, 'IX': 151, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 64}<im2col_enable />False<total_MAC_operation />3240000<total_data_size_element />{'W': 576, 'I': 1459264, 'O': 360000}<total_data_reuse />{'W': 5625, 'I': 2.22029735537915, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />5/5</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [675, 1, 1], 'O': [75, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 5), ('OY', 5)], [('OY', 3)]], [[], [('FX', 3), ('FY', 3)]], [], []]<I />[[], [[('OX', 5), ('OY', 5)], [('FX', 3), ('FY', 3), ('OY', 3)]], [], []]<O />[[[], [('FX', 3), ('FY', 3)]], [[('OX', 5), ('OY', 5)], [('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 15), ('OY', 5)], [], []]<I />[[('OX', 15)], [('OY', 5)], []]<O />[[('OX', 15)], [('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [75.0, 75, 1, 1], 'I': [5.67, 0.38, 1.03, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [232, 182408, 182408], 'O': [120, 45000, 45000], 'O_partial': [0, 0, 0], 'O_final': [120, 45000, 45000]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.45, 0.01, 0.0], 'O': [0.23, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.01, 0.0], 'I': [0.45, 0.01, 0.0], 'O': [0.23, 0.01, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [232, 182408, 182408], 'O': [8, 9000, 45000], 'O_partial': [0, 0, 0], 'O_final': [8, 9000, 45000]}<total_unit_count />{'W': [675, 9, 1, 1], 'I': [675, 675, 1, 1], 'O': [675, 75, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [119, 341, 1, 1], 'O': [75, 75, 1, 1]}<duplicate_unit_count />{'W': [75.0, 1.0, 1.0, 1.0], 'I': [5.6722689075630255, 1.9794721407624634, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[576, 576], [576, 576], [576, 0]]<I />[[1130624, 2965056], [1497920, 1459264], [1459264, 0]]<O />[[(0, 360000), (360000, 0)], [(0, 360000), (360000, 0)], [(0, 360000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 360000), (360000, 0)], [(0, 360000), (360000, 0)], [(0, 360000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[72, 72], [9, 9], [2, 0]]<I />[[141328, 370632], [23405, 22801], [5700, 0]]<O />[[(0, 45000), (45000, 0)], [(0, 5625), (5625, 0)], [(0, 1406), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 45000], [45000, 0]), ([0, 5625], [5625, 0]), ([0, 1406], [0, 0])]</mem_access_count_word><mac_count><active />3240000<idle />1675200</mac_count></basic_info><energy><total_energy />7181781.0<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[185.6, 4582.4, 7590.4]<O />[32.0, 1113.6, 1875.2]</mem_energy_breakdown><MAC_energy><active_MAC />7082640.0<idle_MAC />83760.0<total />7166400.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0497<utilization_without_data_loading />0.0779<utilization_spatial />0.6592<utilization_temporal_with_data_loading />0.0755<mac_utilize_temporal_without_data_loading />0.1181</mac_array_utilization><latency><latency_cycle_with_data_loading />63616<latency_cycle_without_data_loading />40640<ideal_computing_cycle />4800<data_loading><load_cycle_total />22976<load_cycle_individual />{'W': [64, 64, 0], 'I': [9920, 22848, 0]}<load_cycle_combined />{'W': 128, 'I': 22848}</data_loading><mem_stalling><mem_stall_cycle_total />35840<mem_stall_cycle_individual />{'W': [[-4736], [-4800, -4800], [-4800, -4800]], 'I': [[-4736], [-2816, 35840], [-4800, -4800]], 'O': [[-4800], [-4160, 960], [832, -3392]]}<mem_stall_cycle_shared />{'W': [[-4736], [-4800, 35840], [0, 0]], 'I': [[-4736], [-2816, 35840], [0, 0]], 'O': [[-4800], [-4160, 960], [832, -3392]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [232, 182408, 182408], 'O': [120, 45000, 45000], 'O_partial': [0, 0, 0], 'O_final': [120, 45000, 45000]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [79112, 182408, 182408], 'O': [9000, 45000, 45000]}<loop_cycles_each_level />{'W': [75, 75, 75], 'I': [15, 75, 75], 'O': [15, 75, 75]}<top_ir_loop_size />{'W': [75, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [1.0, 1.0], [1.0, 1.0]], 'I': [[2.8, 15.5], [5274.1, 2432.1], [2432.1, 2432.1]], 'O': [[8.0, 8.0], [600.0, 600.0], [600.0, 600.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 1.0], [1.0, 1.0]], 'I': [[2.8, 15.5], [5274.1, 2432.1], [2432.1, 2432.1]], 'O': [[8.0, 8.0], [600.0, 600.0], [600.0, 600.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [1.0, 1.0], [1.0, 0]], 'I': [[2.8, 15.5], [5274.1, 2432.1], [2432.1, 0]], 'O': [[8.0, 8.0], [600.0, 600.0], [600.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [5875.1, 3033.1], [2433.1, 600.0]], 'I': [[2.8, 15.5], [5875.1, 3033.1], [2433.1, 600.0]], 'O': [[8.0, 8.0], [5875.1, 3033.1], [2433.1, 600.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 75], [75, 75, 1], [75, 75, 1]], 'I': [[1, 1, 75], [15, 15, 5], [75, 75, 1]], 'O': [[1, 1, 75], [15, 15, 5], [75, 75, 1]]}<trans_time_real />{'W': [[0, 1, 75], [[0, 75, 1], [0, 75, 1]], [[0, 75, 1], [0, 75, 1]]], 'I': [[0, 1, 75], [[4, 15, 5], [155, 15, 5]], [[356, 75, 1], [89, 75, 1]]], 'O': [[0, 1, 75], [[2, 15, 5], [18, 15, 5]], [[88, 75, 1], [22, 75, 1]]]}<single_stall_cycle />{'W': [[-1], [-75, -75], [-75, -75]], 'I': [[-1], [-11, 140], [281, 14]], 'O': [[-1], [-13, 3], [13, -53]]}<single_stall_count />{'W': [74, 0, 0], 'I': [74, 4, 0], 'O': [75, 5, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [75, 0]}, 1: {'W': [0, 0], 'I': [60, 0], 'O': [75, 75]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-75, -75], [0, -75]], 1: [[-15, -75], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>