

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 26 22:11:37 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1851|  1851|  1852|  1852|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_182  |dct_2d  |  1718|  1718|  1718|  1718|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     84|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      1|     195|    319|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|      61|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      1|     256|    457|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_2d_fu_182  |dct_2d  |        3|      1|  195|  319|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        3|      1|  195|  319|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_377_p2                   |     +    |      0|  0|   4|           1|           4|
    |c_fu_257_p2                     |     +    |      0|  0|   4|           1|           4|
    |indvar_flatten_next2_fu_294_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_196_p2   |     +    |      0|  0|   7|           7|           1|
    |r_1_fu_300_p2                   |     +    |      0|  0|   4|           1|           4|
    |r_fu_202_p2                     |     +    |      0|  0|   4|           1|           4|
    |sum3_i_fu_371_p2                |     +    |      0|  0|   6|           6|           6|
    |sum_i_fu_246_p2                 |     +    |      0|  0|   6|           6|           6|
    |tmp_20_fu_360_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_277_p2                 |     +    |      0|  0|   8|           8|           8|
    |exitcond_flatten2_fu_288_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_190_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_i1_fu_306_p2           |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_208_p2            |   icmp   |      0|  0|   2|           4|           5|
    |c_i5_mid2_fu_312_p3             |  select  |      0|  0|   4|           1|           1|
    |c_i_mid2_fu_214_p3              |  select  |      0|  0|   4|           1|           1|
    |r_i2_cast4_mid2_v_fu_320_p3     |  select  |      0|  0|   4|           1|           4|
    |r_i_cast8_mid2_v_fu_222_p3      |  select  |      0|  0|   4|           1|           4|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  84|          72|          82|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          7|    1|          7|
    |buf_2d_in_address0       |   6|          3|    6|         18|
    |buf_2d_in_ce0            |   1|          3|    1|          3|
    |buf_2d_out_address0      |   6|          3|    6|         18|
    |buf_2d_out_ce0           |   1|          3|    1|          3|
    |buf_2d_out_we0           |   1|          2|    1|          2|
    |c_i5_reg_171             |   4|          2|    4|          8|
    |c_i_reg_138              |   4|          2|    4|          8|
    |indvar_flatten2_reg_149  |   7|          2|    7|         14|
    |indvar_flatten_reg_116   |   7|          2|    7|         14|
    |r_i2_phi_fu_164_p4       |   4|          2|    4|          8|
    |r_i2_reg_160             |   4|          2|    4|          8|
    |r_i_phi_fu_131_p4        |   4|          2|    4|          8|
    |r_i_reg_127              |   4|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         37|   54|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |  1|   0|    1|          0|
    |ap_reg_grp_dct_2d_fu_182_ap_start  |  1|   0|    1|          0|
    |c_i5_reg_171                       |  4|   0|    4|          0|
    |c_i_mid2_reg_396                   |  4|   0|    4|          0|
    |c_i_reg_138                        |  4|   0|    4|          0|
    |exitcond_flatten2_reg_417          |  1|   0|    1|          0|
    |exitcond_flatten_reg_387           |  1|   0|    1|          0|
    |indvar_flatten2_reg_149            |  7|   0|    7|          0|
    |indvar_flatten_reg_116             |  7|   0|    7|          0|
    |r_i2_cast4_mid2_v_reg_426          |  4|   0|    4|          0|
    |r_i2_reg_160                       |  4|   0|    4|          0|
    |r_i_cast8_mid2_v_reg_401           |  4|   0|    4|          0|
    |r_i_reg_127                        |  4|   0|    4|          0|
    |sum3_i_reg_436                     |  6|   0|    6|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 61|   0|   61|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (exitcond_flatten2)
	7  / (!exitcond_flatten2)
7 --> 
	6  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: StgValue_9 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_1: StgValue_10 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_1: StgValue_11 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in (7)  [1/1] 2.71ns  loc: resource/lab3/dct.c:81
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out (8)  [1/1] 2.71ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_14 (9)  [1/1] 1.57ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
:5  br label %1


 <State 2>: 7.68ns
ST_2: indvar_flatten (11)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i (12)  [1/1] 0.00ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_cast8_mid2_v, %.reset ]

ST_2: c_i (13)  [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten (14)  [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (15)  [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_20 (16)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: r (18)  [1/1] 0.80ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:0  %r = add i4 1, %r_i

ST_2: exitcond_i (21)  [1/1] 1.88ns  loc: resource/lab3/dct.c:61->resource/lab3/dct.c:85
.reset:3  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 (22)  [1/1] 1.37ns  loc: resource/lab3/dct.c:61->resource/lab3/dct.c:85
.reset:4  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: r_i_cast8_mid2_v (23)  [1/1] 1.37ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:5  %r_i_cast8_mid2_v = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_2: tmp_3 (26)  [1/1] 0.00ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:8  %tmp_3 = trunc i4 %r_i_cast8_mid2_v to i3

ST_2: tmp_i_mid2 (27)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:9  %tmp_i_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_2: c_i_cast6 (28)  [1/1] 0.00ns  loc: resource/lab3/dct.c:61->resource/lab3/dct.c:85
.reset:10  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_2: sum_i (36)  [1/1] 1.72ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:18  %sum_i = add i6 %tmp_i_mid2, %c_i_cast6

ST_2: sum_i_cast (37)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:19  %sum_i_cast = zext i6 %sum_i to i32

ST_2: input_addr (38)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:20  %input_addr = getelementptr [64 x i16]* %input_r, i32 0, i32 %sum_i_cast

ST_2: input_load (39)  [2/2] 2.71ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:21  %input_load = load i16* %input_addr, align 2

ST_2: c (42)  [1/1] 0.80ns  loc: resource/lab3/dct.c:61->resource/lab3/dct.c:85
.reset:24  %c = add i4 1, %c_i_mid2


 <State 3>: 5.42ns
ST_3: StgValue_33 (19)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

ST_3: empty (20)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_3: tmp (24)  [1/1] 0.00ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_cast8_mid2_v, i3 0)

ST_3: tmp_26_cast (25)  [1/1] 0.00ns  loc: resource/lab3/dct.c:59->resource/lab3/dct.c:85
.reset:7  %tmp_26_cast = zext i7 %tmp to i8

ST_3: c_i_cast5_cast (29)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:11  %c_i_cast5_cast = zext i4 %c_i_mid2 to i8

ST_3: tmp_s (30)  [1/1] 1.72ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:12  %tmp_s = add i8 %tmp_26_cast, %c_i_cast5_cast

ST_3: tmp_28_cast (31)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:13  %tmp_28_cast = zext i8 %tmp_s to i32

ST_3: buf_2d_in_addr (32)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:14  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i32 0, i32 %tmp_28_cast

ST_3: StgValue_41 (33)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_3: tmp_4_i (34)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:16  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_3: StgValue_43 (35)  [1/1] 0.00ns  loc: resource/lab3/dct.c:63->resource/lab3/dct.c:85
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: input_load (39)  [1/2] 2.71ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:21  %input_load = load i16* %input_addr, align 2

ST_3: StgValue_45 (40)  [1/1] 2.71ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_3: empty_13 (41)  [1/1] 0.00ns  loc: resource/lab3/dct.c:62->resource/lab3/dct.c:85
.reset:23  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4_i) nounwind

ST_3: StgValue_47 (43)  [1/1] 0.00ns
.reset:25  br label %1


 <State 4>: 0.00ns
ST_4: StgValue_48 (45)  [2/2] 0.00ns  loc: resource/lab3/dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 5>: 1.57ns
ST_5: StgValue_49 (45)  [1/2] 0.00ns  loc: resource/lab3/dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_5: StgValue_50 (46)  [1/1] 1.57ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
read_data.exit:1  br label %2


 <State 6>: 7.68ns
ST_6: indvar_flatten2 (48)  [1/1] 0.00ns
:0  %indvar_flatten2 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next2, %.reset10 ]

ST_6: r_i2 (49)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_i2_cast4_mid2_v, %.reset10 ]

ST_6: c_i5 (50)  [1/1] 0.00ns
:2  %c_i5 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_6: exitcond_flatten2 (51)  [1/1] 1.97ns
:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

ST_6: indvar_flatten_next2 (52)  [1/1] 1.72ns
:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

ST_6: StgValue_56 (53)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten2, label %write_data.exit, label %.reset10

ST_6: r_1 (55)  [1/1] 0.80ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:0  %r_1 = add i4 1, %r_i2

ST_6: exitcond_i1 (58)  [1/1] 1.88ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset10:3  %exitcond_i1 = icmp eq i4 %c_i5, -8

ST_6: c_i5_mid2 (59)  [1/1] 1.37ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset10:4  %c_i5_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i5

ST_6: r_i2_cast4_mid2_v (60)  [1/1] 1.37ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:5  %r_i2_cast4_mid2_v = select i1 %exitcond_i1, i4 %r_1, i4 %r_i2

ST_6: tmp_19 (61)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:6  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2_cast4_mid2_v, i3 0)

ST_6: tmp_30_cast (62)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:7  %tmp_30_cast = zext i7 %tmp_19 to i8

ST_6: tmp_4 (63)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset10:8  %tmp_4 = trunc i4 %r_i2_cast4_mid2_v to i3

ST_6: tmp_i4_mid2 (64)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:9  %tmp_i4_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_4, i3 0)

ST_6: c_i5_cast2 (65)  [1/1] 0.00ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset10:10  %c_i5_cast2 = zext i4 %c_i5_mid2 to i6

ST_6: c_i5_cast1_cast (66)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:11  %c_i5_cast1_cast = zext i4 %c_i5_mid2 to i8

ST_6: tmp_20 (67)  [1/1] 1.72ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:12  %tmp_20 = add i8 %tmp_30_cast, %c_i5_cast1_cast

ST_6: tmp_32_cast (68)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:13  %tmp_32_cast = zext i8 %tmp_20 to i32

ST_6: buf_2d_out_addr (69)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:14  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i32 0, i32 %tmp_32_cast

ST_6: buf_2d_out_load (73)  [2/2] 2.71ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_6: sum3_i (74)  [1/1] 1.72ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:19  %sum3_i = add i6 %tmp_i4_mid2, %c_i5_cast2

ST_6: c_1 (79)  [1/1] 0.80ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset10:24  %c_1 = add i4 1, %c_i5_mid2


 <State 7>: 5.42ns
ST_7: StgValue_73 (56)  [1/1] 0.00ns
.reset10:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)

ST_7: empty_14 (57)  [1/1] 0.00ns
.reset10:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_7: StgValue_75 (70)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_7: tmp_2_i (71)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:16  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_7: StgValue_77 (72)  [1/1] 0.00ns  loc: resource/lab3/dct.c:75->resource/lab3/dct.c:90
.reset10:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_7: buf_2d_out_load (73)  [1/2] 2.71ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: sum3_i_cast (75)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:20  %sum3_i_cast = zext i6 %sum3_i to i32

ST_7: output_addr (76)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i32 0, i32 %sum3_i_cast

ST_7: StgValue_81 (77)  [1/1] 2.71ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_7: empty_15 (78)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset10:23  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

ST_7: StgValue_83 (80)  [1/1] 0.00ns
.reset10:25  br label %2


 <State 8>: 0.00ns
ST_8: StgValue_84 (82)  [1/1] 0.00ns  loc: resource/lab3/dct.c:91
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9           (specbitsmap      ) [ 000000000]
StgValue_10          (specbitsmap      ) [ 000000000]
StgValue_11          (spectopmodule    ) [ 000000000]
buf_2d_in            (alloca           ) [ 001111000]
buf_2d_out           (alloca           ) [ 001111110]
StgValue_14          (br               ) [ 011100000]
indvar_flatten       (phi              ) [ 001000000]
r_i                  (phi              ) [ 001000000]
c_i                  (phi              ) [ 001000000]
exitcond_flatten     (icmp             ) [ 001100000]
indvar_flatten_next  (add              ) [ 011100000]
StgValue_20          (br               ) [ 000000000]
r                    (add              ) [ 000000000]
exitcond_i           (icmp             ) [ 000000000]
c_i_mid2             (select           ) [ 001100000]
r_i_cast8_mid2_v     (select           ) [ 011100000]
tmp_3                (trunc            ) [ 000000000]
tmp_i_mid2           (bitconcatenate   ) [ 000000000]
c_i_cast6            (zext             ) [ 000000000]
sum_i                (add              ) [ 000000000]
sum_i_cast           (zext             ) [ 000000000]
input_addr           (getelementptr    ) [ 001100000]
c                    (add              ) [ 011100000]
StgValue_33          (specloopname     ) [ 000000000]
empty                (speclooptripcount) [ 000000000]
tmp                  (bitconcatenate   ) [ 000000000]
tmp_26_cast          (zext             ) [ 000000000]
c_i_cast5_cast       (zext             ) [ 000000000]
tmp_s                (add              ) [ 000000000]
tmp_28_cast          (zext             ) [ 000000000]
buf_2d_in_addr       (getelementptr    ) [ 000000000]
StgValue_41          (specloopname     ) [ 000000000]
tmp_4_i              (specregionbegin  ) [ 000000000]
StgValue_43          (specpipeline     ) [ 000000000]
input_load           (load             ) [ 000000000]
StgValue_45          (store            ) [ 000000000]
empty_13             (specregionend    ) [ 000000000]
StgValue_47          (br               ) [ 011100000]
StgValue_49          (call             ) [ 000000000]
StgValue_50          (br               ) [ 000001110]
indvar_flatten2      (phi              ) [ 000000100]
r_i2                 (phi              ) [ 000000100]
c_i5                 (phi              ) [ 000000100]
exitcond_flatten2    (icmp             ) [ 000000110]
indvar_flatten_next2 (add              ) [ 000001110]
StgValue_56          (br               ) [ 000000000]
r_1                  (add              ) [ 000000000]
exitcond_i1          (icmp             ) [ 000000000]
c_i5_mid2            (select           ) [ 000000000]
r_i2_cast4_mid2_v    (select           ) [ 000001110]
tmp_19               (bitconcatenate   ) [ 000000000]
tmp_30_cast          (zext             ) [ 000000000]
tmp_4                (trunc            ) [ 000000000]
tmp_i4_mid2          (bitconcatenate   ) [ 000000000]
c_i5_cast2           (zext             ) [ 000000000]
c_i5_cast1_cast      (zext             ) [ 000000000]
tmp_20               (add              ) [ 000000000]
tmp_32_cast          (zext             ) [ 000000000]
buf_2d_out_addr      (getelementptr    ) [ 000000110]
sum3_i               (add              ) [ 000000110]
c_1                  (add              ) [ 000001110]
StgValue_73          (specloopname     ) [ 000000000]
empty_14             (speclooptripcount) [ 000000000]
StgValue_75          (specloopname     ) [ 000000000]
tmp_2_i              (specregionbegin  ) [ 000000000]
StgValue_77          (specpipeline     ) [ 000000000]
buf_2d_out_load      (load             ) [ 000000000]
sum3_i_cast          (zext             ) [ 000000000]
output_addr          (getelementptr    ) [ 000000000]
StgValue_81          (store            ) [ 000000000]
empty_15             (specregionend    ) [ 000000000]
StgValue_83          (br               ) [ 000001110]
StgValue_84          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="buf_2d_in_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_2d_out_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="78" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_in_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_45_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_81_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/7 "/>
</bind>
</comp>

<comp id="116" class="1005" name="indvar_flatten_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="1"/>
<pin id="118" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="r_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="r_i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="c_i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="c_i_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="indvar_flatten2_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/6 "/>
</bind>
</comp>

<comp id="160" class="1005" name="r_i2_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="r_i2_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/6 "/>
</bind>
</comp>

<comp id="171" class="1005" name="c_i5_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i5 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="c_i5_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i5/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_dct_2d_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="186" dir="0" index="3" bw="15" slack="0"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_48/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond_flatten_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_next_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="r_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="exitcond_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="c_i_mid2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="r_i_cast8_mid2_v_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_cast8_mid2_v/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_i_mid2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_mid2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="c_i_cast6_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sum_i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sum_i_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="c_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="1"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_26_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="c_i_cast5_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast5_cast/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_28_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="exitcond_flatten2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten_next2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="r_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond_i1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="c_i5_mid2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i5_mid2/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="r_i2_cast4_mid2_v_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i2_cast4_mid2_v/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_19_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_30_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_i4_mid2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i4_mid2/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="c_i5_cast2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast2/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="c_i5_cast1_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast1_cast/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_20_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_32_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sum3_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3_i/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="c_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sum3_i_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_i_cast/7 "/>
</bind>
</comp>

<comp id="387" class="1005" name="exitcond_flatten_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="391" class="1005" name="indvar_flatten_next_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="396" class="1005" name="c_i_mid2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="r_i_cast8_mid2_v_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i_cast8_mid2_v "/>
</bind>
</comp>

<comp id="407" class="1005" name="input_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="1"/>
<pin id="409" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="412" class="1005" name="c_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="417" class="1005" name="exitcond_flatten2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="421" class="1005" name="indvar_flatten_next2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="r_i2_cast4_mid2_v_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i2_cast4_mid2_v "/>
</bind>
</comp>

<comp id="431" class="1005" name="buf_2d_out_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="1"/>
<pin id="433" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="436" class="1005" name="sum3_i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="1"/>
<pin id="438" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sum3_i "/>
</bind>
</comp>

<comp id="441" class="1005" name="c_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="75" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="98" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="194"><net_src comp="120" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="120" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="131" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="142" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="142" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="208" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="202" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="131" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="214" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="234" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="214" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="292"><net_src comp="153" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="153" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="164" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="175" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="175" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="306" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="300" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="164" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="320" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="320" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="312" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="312" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="336" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="375"><net_src comp="344" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="352" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="22" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="312" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="390"><net_src comp="190" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="196" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="399"><net_src comp="214" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="404"><net_src comp="222" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="410"><net_src comp="68" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="415"><net_src comp="257" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="420"><net_src comp="288" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="294" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="429"><net_src comp="320" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="434"><net_src comp="92" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="439"><net_src comp="371" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="444"><net_src comp="377" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="175" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: dct : input_r | {2 3 }
	Port: dct : dct_coeff_table | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_20 : 2
		r : 1
		exitcond_i : 1
		c_i_mid2 : 2
		r_i_cast8_mid2_v : 2
		tmp_3 : 3
		tmp_i_mid2 : 4
		c_i_cast6 : 3
		sum_i : 5
		sum_i_cast : 6
		input_addr : 7
		input_load : 8
		c : 3
	State 3
		tmp_26_cast : 1
		tmp_s : 2
		tmp_28_cast : 3
		buf_2d_in_addr : 4
		StgValue_45 : 5
		empty_13 : 1
	State 4
	State 5
	State 6
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_56 : 2
		r_1 : 1
		exitcond_i1 : 1
		c_i5_mid2 : 2
		r_i2_cast4_mid2_v : 2
		tmp_19 : 3
		tmp_30_cast : 4
		tmp_4 : 3
		tmp_i4_mid2 : 4
		c_i5_cast2 : 3
		c_i5_cast1_cast : 3
		tmp_20 : 5
		tmp_32_cast : 6
		buf_2d_out_addr : 7
		buf_2d_out_load : 8
		sum3_i : 5
		c_1 : 3
	State 7
		output_addr : 1
		StgValue_81 : 2
		empty_15 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_dct_2d_fu_182      |    3    |    1    |  14.139 |   255   |   230   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |  indvar_flatten_next_fu_196 |    0    |    0    |    0    |    0    |    7    |
|          |           r_fu_202          |    0    |    0    |    0    |    0    |    4    |
|          |         sum_i_fu_246        |    0    |    0    |    0    |    0    |    6    |
|          |           c_fu_257          |    0    |    0    |    0    |    0    |    4    |
|    add   |         tmp_s_fu_277        |    0    |    0    |    0    |    0    |    7    |
|          | indvar_flatten_next2_fu_294 |    0    |    0    |    0    |    0    |    7    |
|          |          r_1_fu_300         |    0    |    0    |    0    |    0    |    4    |
|          |        tmp_20_fu_360        |    0    |    0    |    0    |    0    |    7    |
|          |        sum3_i_fu_371        |    0    |    0    |    0    |    0    |    6    |
|          |          c_1_fu_377         |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_mid2_fu_214       |    0    |    0    |    0    |    0    |    4    |
|  select  |   r_i_cast8_mid2_v_fu_222   |    0    |    0    |    0    |    0    |    4    |
|          |       c_i5_mid2_fu_312      |    0    |    0    |    0    |    0    |    4    |
|          |   r_i2_cast4_mid2_v_fu_320  |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |   exitcond_flatten_fu_190   |    0    |    0    |    0    |    0    |    3    |
|   icmp   |      exitcond_i_fu_208      |    0    |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten2_fu_288  |    0    |    0    |    0    |    0    |    3    |
|          |      exitcond_i1_fu_306     |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   trunc  |         tmp_3_fu_230        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_340        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_mid2_fu_234      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_fu_263         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_19_fu_328        |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_i4_mid2_fu_344     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_cast6_fu_242      |    0    |    0    |    0    |    0    |    0    |
|          |      sum_i_cast_fu_252      |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_26_cast_fu_270     |    0    |    0    |    0    |    0    |    0    |
|          |    c_i_cast5_cast_fu_274    |    0    |    0    |    0    |    0    |    0    |
|   zext   |      tmp_28_cast_fu_283     |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_336     |    0    |    0    |    0    |    0    |    0    |
|          |      c_i5_cast2_fu_352      |    0    |    0    |    0    |    0    |    0    |
|          |    c_i5_cast1_cast_fu_356   |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_366     |    0    |    0    |    0    |    0    |    0    |
|          |      sum3_i_cast_fu_383     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    3    |    1    |  14.139 |   255   |   312   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |
+---------------+--------+--------+--------+
|     Total     |    2   |   15   |   15   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_2d_out_addr_reg_431  |    6   |
|         c_1_reg_441        |    4   |
|        c_i5_reg_171        |    4   |
|      c_i_mid2_reg_396      |    4   |
|         c_i_reg_138        |    4   |
|          c_reg_412         |    4   |
|  exitcond_flatten2_reg_417 |    1   |
|  exitcond_flatten_reg_387  |    1   |
|   indvar_flatten2_reg_149  |    7   |
|indvar_flatten_next2_reg_421|    7   |
| indvar_flatten_next_reg_391|    7   |
|   indvar_flatten_reg_116   |    7   |
|     input_addr_reg_407     |    6   |
|  r_i2_cast4_mid2_v_reg_426 |    4   |
|        r_i2_reg_160        |    4   |
|  r_i_cast8_mid2_v_reg_401  |    4   |
|         r_i_reg_127        |    4   |
|       sum3_i_reg_436       |    6   |
+----------------------------+--------+
|            Total           |   84   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_98 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.142  ||    12   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    1   |   14   |   255  |   312  |
|   Memory  |    2   |    -   |    -   |   15   |   15   |
|Multiplexer|    -   |    -   |    3   |    -   |   12   |
|  Register |    -   |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   17   |   354  |   339  |
+-----------+--------+--------+--------+--------+--------+
