// Seed: 4210607327
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output tri id_2,
    output tri0 id_3,
    input wire id_4,
    input tri id_5,
    input wor id_6,
    input tri0 id_7,
    output uwire id_8,
    output supply0 id_9,
    output uwire id_10,
    input wire id_11,
    output tri id_12,
    input uwire id_13,
    input wire id_14,
    input wor id_15,
    input uwire id_16,
    input wor id_17,
    output supply1 id_18,
    input tri id_19,
    input wand id_20,
    input wor id_21
);
  parameter id_23 = -1'b0 ? 1 : (-1);
  wire id_24;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd66,
    parameter id_3  = 32'd20
) (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    output supply1 _id_3,
    input wor id_4,
    input supply1 id_5,
    output wor id_6,
    input tri0 id_7,
    output wire id_8,
    input wor id_9,
    output wire id_10
    , \id_20 ,
    output wire id_11,
    input tri0 id_12,
    output wand id_13,
    output tri1 id_14,
    input wor _id_15,
    input tri0 id_16,
    input supply0 id_17,
    input wire id_18
);
  logic [1 : id_15  ===  id_3] id_21;
  ;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_10,
      id_0,
      id_2,
      id_4,
      id_9,
      id_14,
      id_8,
      id_13,
      id_17,
      id_14,
      id_1,
      id_4,
      id_1,
      id_16,
      id_7,
      id_10,
      id_4,
      id_9,
      id_16
  );
endmodule
