

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Fri Mar 11 17:33:36 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	text1,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14  0000                     
    15                           ; Version 2.20
    16                           ; Generated 12/02/2020 GMT
    17                           ; 
    18                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _LATA	set	3977
    50  0000                     _PORTBbits	set	3969
    51  0000                     _LATCbits	set	3979
    52  0000                     _TRISBbits	set	3987
    53  0000                     _TRISA	set	3986
    54  0000                     _TRISC	set	3988
    55  0000                     _ADCON1	set	4033
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60  007F88                     __pcinit:
    61                           	callstack 0
    62  007F88                     start_initialization:
    63                           	callstack 0
    64  007F88                     __initialization:
    65                           	callstack 0
    66                           
    67                           ; Clear objects allocated to COMRAM (1 bytes)
    68  007F88  6A05               	clrf	__pbssCOMRAM& (0+255),c
    69  007F8A                     end_of_initialization:
    70                           	callstack 0
    71  007F8A                     __end_of__initialization:
    72                           	callstack 0
    73  007F8A  0100               	movlb	0
    74  007F8C  EFDD  F03F         	goto	_main	;jump to C main() function
    75                           
    76                           	psect	bssCOMRAM
    77  000005                     __pbssCOMRAM:
    78                           	callstack 0
    79  000005                     _i:
    80                           	callstack 0
    81  000005                     	ds	1
    82                           
    83                           	psect	cstackCOMRAM
    84  000001                     __pcstackCOMRAM:
    85                           	callstack 0
    86  000001                     ??_InitPort:
    87  000001                     
    88                           ; 1 bytes @ 0x0
    89  000001                     	ds	2
    90  000003                     ??_main:
    91                           
    92                           ; 1 bytes @ 0x2
    93  000003                     	ds	2
    94                           
    95 ;;
    96 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    97 ;;
    98 ;; *************** function _main *****************
    99 ;; Defined at:
   100 ;;		line 36 in file "../Etapa_Ad.X/rfid.c"
   101 ;; Parameters:    Size  Location     Type
   102 ;;		None
   103 ;; Auto vars:     Size  Location     Type
   104 ;;		None
   105 ;; Return value:  Size  Location     Type
   106 ;;                  1    wreg      void 
   107 ;; Registers used:
   108 ;;		wreg, status,2, status,0, cstack
   109 ;; Tracked objects:
   110 ;;		On entry : 0/0
   111 ;;		On exit  : 0/0
   112 ;;		Unchanged: 0/0
   113 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   114 ;;      Params:         0       0       0       0       0       0       0       0       0
   115 ;;      Locals:         0       0       0       0       0       0       0       0       0
   116 ;;      Temps:          2       0       0       0       0       0       0       0       0
   117 ;;      Totals:         2       0       0       0       0       0       0       0       0
   118 ;;Total ram usage:        2 bytes
   119 ;; Hardware stack levels required when called: 1
   120 ;; This function calls:
   121 ;;		_InitPort
   122 ;; This function is called by:
   123 ;;		Startup code after reset
   124 ;; This function uses a non-reentrant model
   125 ;;
   126                           
   127                           	psect	text0
   128  007FBA                     __ptext0:
   129                           	callstack 0
   130  007FBA                     _main:
   131                           	callstack 30
   132  007FBA                     
   133                           ;../Etapa_Ad.X/rfid.c: 40:     InitPort();
   134  007FBA  ECC8  F03F         	call	_InitPort	;wreg free
   135  007FBE                     l716:
   136                           
   137                           ;../Etapa_Ad.X/rfid.c: 44:     {;../Etapa_Ad.X/rfid.c: 46:           if( PORTBbits.RB0==
      +                          1 && i<5)
   138  007FBE  A081               	btfss	129,0,c	;volatile
   139  007FC0  EFE4  F03F         	goto	u11
   140  007FC4  EFE6  F03F         	goto	u10
   141  007FC8                     u11:
   142  007FC8  EFDF  F03F         	goto	l716
   143  007FCC                     u10:
   144  007FCC  0E05               	movlw	5
   145  007FCE  6005               	cpfslt	_i^0,c
   146  007FD0  EFEC  F03F         	goto	u21
   147  007FD4  EFEE  F03F         	goto	u20
   148  007FD8                     u21:
   149  007FD8  EFDF  F03F         	goto	l716
   150  007FDC                     u20:
   151  007FDC                     
   152                           ;../Etapa_Ad.X/rfid.c: 47:           {;../Etapa_Ad.X/rfid.c: 48:               i++;
   153  007FDC  2A05               	incf	_i^0,f,c
   154  007FDE                     
   155                           ;../Etapa_Ad.X/rfid.c: 49:               LATA=i;
   156  007FDE  C005  FF89         	movff	_i,3977	;volatile
   157  007FE2                     
   158                           ;../Etapa_Ad.X/rfid.c: 50:               _delay((unsigned long)((1000)*(48000000/4000.0)
      +                          ));
   159  007FE2  0E3D               	movlw	61
   160  007FE4  6E04               	movwf	(??_main+1)^0,c
   161  007FE6  0EE1               	movlw	225
   162  007FE8  6E03               	movwf	??_main^0,c
   163  007FEA  0E40               	movlw	64
   164  007FEC                     u37:
   165  007FEC  2EE8               	decfsz	wreg,f,c
   166  007FEE  D7FE               	bra	u37
   167  007FF0  2E03               	decfsz	??_main^0,f,c
   168  007FF2  D7FC               	bra	u37
   169  007FF4  2E04               	decfsz	(??_main+1)^0,f,c
   170  007FF6  D7FA               	bra	u37
   171  007FF8  EFDF  F03F         	goto	l716
   172  007FFC  EF00  F000         	goto	start
   173  008000                     __end_of_main:
   174                           	callstack 0
   175                           
   176 ;; *************** function _InitPort *****************
   177 ;; Defined at:
   178 ;;		line 22 in file "../Etapa_Ad.X/rfid.c"
   179 ;; Parameters:    Size  Location     Type
   180 ;;		None
   181 ;; Auto vars:     Size  Location     Type
   182 ;;		None
   183 ;; Return value:  Size  Location     Type
   184 ;;                  1    wreg      void 
   185 ;; Registers used:
   186 ;;		wreg, status,2
   187 ;; Tracked objects:
   188 ;;		On entry : 0/0
   189 ;;		On exit  : 0/0
   190 ;;		Unchanged: 0/0
   191 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   192 ;;      Params:         0       0       0       0       0       0       0       0       0
   193 ;;      Locals:         0       0       0       0       0       0       0       0       0
   194 ;;      Temps:          2       0       0       0       0       0       0       0       0
   195 ;;      Totals:         2       0       0       0       0       0       0       0       0
   196 ;;Total ram usage:        2 bytes
   197 ;; Hardware stack levels used: 1
   198 ;; This function calls:
   199 ;;		Nothing
   200 ;; This function is called by:
   201 ;;		_main
   202 ;; This function uses a non-reentrant model
   203 ;;
   204                           
   205                           	psect	text1
   206  007F90                     __ptext1:
   207                           	callstack 0
   208  007F90                     _InitPort:
   209                           	callstack 30
   210  007F90                     
   211                           ;../Etapa_Ad.X/rfid.c: 24: ADCON1=0X0F;
   212  007F90  0E0F               	movlw	15
   213  007F92  6EC1               	movwf	193,c	;volatile
   214                           
   215                           ;../Etapa_Ad.X/rfid.c: 26: TRISC=0;
   216  007F94  0E00               	movlw	0
   217  007F96  6E94               	movwf	148,c	;volatile
   218                           
   219                           ;../Etapa_Ad.X/rfid.c: 27: TRISA=0;
   220  007F98  0E00               	movlw	0
   221  007F9A  6E92               	movwf	146,c	;volatile
   222  007F9C                     
   223                           ;../Etapa_Ad.X/rfid.c: 28: TRISBbits.RB0=1;
   224  007F9C  8093               	bsf	147,0,c	;volatile
   225  007F9E                     
   226                           ;../Etapa_Ad.X/rfid.c: 31: LATCbits.LATC2=1;
   227  007F9E  848B               	bsf	139,2,c	;volatile
   228  007FA0                     
   229                           ;../Etapa_Ad.X/rfid.c: 32: _delay((unsigned long)((500)*(48000000/4000.0)));
   230  007FA0  0E1F               	movlw	31
   231  007FA2  6E02               	movwf	(??_InitPort+1)^0,c
   232  007FA4  0E71               	movlw	113
   233  007FA6  6E01               	movwf	??_InitPort^0,c
   234  007FA8  0E1E               	movlw	30
   235  007FAA                     u47:
   236  007FAA  2EE8               	decfsz	wreg,f,c
   237  007FAC  D7FE               	bra	u47
   238  007FAE  2E01               	decfsz	??_InitPort^0,f,c
   239  007FB0  D7FC               	bra	u47
   240  007FB2  2E02               	decfsz	(??_InitPort+1)^0,f,c
   241  007FB4  D7FA               	bra	u47
   242  007FB6  D000               	nop2	
   243  007FB8  0012               	return		;funcret
   244  007FBA                     __end_of_InitPort:
   245                           	callstack 0
   246  0000                     
   247                           	psect	rparam
   248  0000                     
   249                           	psect	idloc
   250                           
   251                           ;Config register IDLOC0 @ 0x200000
   252                           ;	unspecified, using default values
   253  200000                     	org	2097152
   254  200000  FF                 	db	255
   255                           
   256                           ;Config register IDLOC1 @ 0x200001
   257                           ;	unspecified, using default values
   258  200001                     	org	2097153
   259  200001  FF                 	db	255
   260                           
   261                           ;Config register IDLOC2 @ 0x200002
   262                           ;	unspecified, using default values
   263  200002                     	org	2097154
   264  200002  FF                 	db	255
   265                           
   266                           ;Config register IDLOC3 @ 0x200003
   267                           ;	unspecified, using default values
   268  200003                     	org	2097155
   269  200003  FF                 	db	255
   270                           
   271                           ;Config register IDLOC4 @ 0x200004
   272                           ;	unspecified, using default values
   273  200004                     	org	2097156
   274  200004  FF                 	db	255
   275                           
   276                           ;Config register IDLOC5 @ 0x200005
   277                           ;	unspecified, using default values
   278  200005                     	org	2097157
   279  200005  FF                 	db	255
   280                           
   281                           ;Config register IDLOC6 @ 0x200006
   282                           ;	unspecified, using default values
   283  200006                     	org	2097158
   284  200006  FF                 	db	255
   285                           
   286                           ;Config register IDLOC7 @ 0x200007
   287                           ;	unspecified, using default values
   288  200007                     	org	2097159
   289  200007  FF                 	db	255
   290                           
   291                           	psect	config
   292                           
   293                           ;Config register CONFIG1L @ 0x300000
   294                           ;	PLL Prescaler Selection bits
   295                           ;	PLLDIV = 5, Divide by 5 (20 MHz oscillator input)
   296                           ;	System Clock Postscaler Selection bits
   297                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   298                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   299                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   300  300000                     	org	3145728
   301  300000  04                 	db	4
   302                           
   303                           ;Config register CONFIG1H @ 0x300001
   304                           ;	Oscillator Selection bits
   305                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   306                           ;	Fail-Safe Clock Monitor Enable bit
   307                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   308                           ;	Internal/External Oscillator Switchover bit
   309                           ;	IESO = OFF, Oscillator Switchover mode disabled
   310  300001                     	org	3145729
   311  300001  0E                 	db	14
   312                           
   313                           ;Config register CONFIG2L @ 0x300002
   314                           ;	Power-up Timer Enable bit
   315                           ;	PWRT = ON, PWRT enabled
   316                           ;	Brown-out Reset Enable bits
   317                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   318                           ;	Brown-out Reset Voltage bits
   319                           ;	BORV = 3, Minimum setting 2.05V
   320                           ;	USB Voltage Regulator Enable bit
   321                           ;	VREGEN = OFF, USB voltage regulator disabled
   322  300002                     	org	3145730
   323  300002  18                 	db	24
   324                           
   325                           ;Config register CONFIG2H @ 0x300003
   326                           ;	Watchdog Timer Enable bit
   327                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   328                           ;	Watchdog Timer Postscale Select bits
   329                           ;	WDTPS = 32768, 1:32768
   330  300003                     	org	3145731
   331  300003  1E                 	db	30
   332                           
   333                           ; Padding undefined space
   334  300004                     	org	3145732
   335  300004  FF                 	db	255
   336                           
   337                           ;Config register CONFIG3H @ 0x300005
   338                           ;	CCP2 MUX bit
   339                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   340                           ;	PORTB A/D Enable bit
   341                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   342                           ;	Low-Power Timer 1 Oscillator Enable bit
   343                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   344                           ;	MCLR Pin Enable bit
   345                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   346  300005                     	org	3145733
   347  300005  03                 	db	3
   348                           
   349                           ;Config register CONFIG4L @ 0x300006
   350                           ;	Stack Full/Underflow Reset Enable bit
   351                           ;	STVREN = ON, Stack full/underflow will cause Reset
   352                           ;	Single-Supply ICSP Enable bit
   353                           ;	LVP = OFF, Single-Supply ICSP disabled
   354                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   355                           ;	ICPRT = OFF, ICPORT disabled
   356                           ;	Extended Instruction Set Enable bit
   357                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   358                           ;	Background Debugger Enable bit
   359                           ;	DEBUG = 0x1, unprogrammed default
   360  300006                     	org	3145734
   361  300006  81                 	db	129
   362                           
   363                           ; Padding undefined space
   364  300007                     	org	3145735
   365  300007  FF                 	db	255
   366                           
   367                           ;Config register CONFIG5L @ 0x300008
   368                           ;	Code Protection bit
   369                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   370                           ;	Code Protection bit
   371                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   372                           ;	Code Protection bit
   373                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   374                           ;	Code Protection bit
   375                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   376  300008                     	org	3145736
   377  300008  0F                 	db	15
   378                           
   379                           ;Config register CONFIG5H @ 0x300009
   380                           ;	Boot Block Code Protection bit
   381                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   382                           ;	Data EEPROM Code Protection bit
   383                           ;	CPD = OFF, Data EEPROM is not code-protected
   384  300009                     	org	3145737
   385  300009  C0                 	db	192
   386                           
   387                           ;Config register CONFIG6L @ 0x30000A
   388                           ;	Write Protection bit
   389                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   390                           ;	Write Protection bit
   391                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   392                           ;	Write Protection bit
   393                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   394                           ;	Write Protection bit
   395                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   396  30000A                     	org	3145738
   397  30000A  0F                 	db	15
   398                           
   399                           ;Config register CONFIG6H @ 0x30000B
   400                           ;	Configuration Register Write Protection bit
   401                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   402                           ;	Boot Block Write Protection bit
   403                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   404                           ;	Data EEPROM Write Protection bit
   405                           ;	WRTD = OFF, Data EEPROM is not write-protected
   406  30000B                     	org	3145739
   407  30000B  E0                 	db	224
   408                           
   409                           ;Config register CONFIG7L @ 0x30000C
   410                           ;	Table Read Protection bit
   411                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   412                           ;	Table Read Protection bit
   413                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   414                           ;	Table Read Protection bit
   415                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   416                           ;	Table Read Protection bit
   417                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   418  30000C                     	org	3145740
   419  30000C  0F                 	db	15
   420                           
   421                           ;Config register CONFIG7H @ 0x30000D
   422                           ;	Boot Block Table Read Protection bit
   423                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   424  30000D                     	org	3145741
   425  30000D  40                 	db	64
   426                           tosu	equ	0xFFF
   427                           tosh	equ	0xFFE
   428                           tosl	equ	0xFFD
   429                           stkptr	equ	0xFFC
   430                           pclatu	equ	0xFFB
   431                           pclath	equ	0xFFA
   432                           pcl	equ	0xFF9
   433                           tblptru	equ	0xFF8
   434                           tblptrh	equ	0xFF7
   435                           tblptrl	equ	0xFF6
   436                           tablat	equ	0xFF5
   437                           prodh	equ	0xFF4
   438                           prodl	equ	0xFF3
   439                           indf0	equ	0xFEF
   440                           postinc0	equ	0xFEE
   441                           postdec0	equ	0xFED
   442                           preinc0	equ	0xFEC
   443                           plusw0	equ	0xFEB
   444                           fsr0h	equ	0xFEA
   445                           fsr0l	equ	0xFE9
   446                           wreg	equ	0xFE8
   447                           indf1	equ	0xFE7
   448                           postinc1	equ	0xFE6
   449                           postdec1	equ	0xFE5
   450                           preinc1	equ	0xFE4
   451                           plusw1	equ	0xFE3
   452                           fsr1h	equ	0xFE2
   453                           fsr1l	equ	0xFE1
   454                           bsr	equ	0xFE0
   455                           indf2	equ	0xFDF
   456                           postinc2	equ	0xFDE
   457                           postdec2	equ	0xFDD
   458                           preinc2	equ	0xFDC
   459                           plusw2	equ	0xFDB
   460                           fsr2h	equ	0xFDA
   461                           fsr2l	equ	0xFD9
   462                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      4       5
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_InitPort

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              2 COMRAM     2     2      0
                           _InitPort
 ---------------------------------------------------------------------------------
 (1) _InitPort                                             2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _InitPort

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      21        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      4       5       1        5.3%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       5      20        0.0%
DATA                 0      0       5       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Fri Mar 11 17:33:36 2022

                      _i 0005                       l21 7FB8                       u10 7FCC  
                     u11 7FC8                       u20 7FDC                       u21 7FD8  
                     u37 7FEC                       u47 7FAA                      l710 7F9E  
                    l712 7FA0                      l720 7FDC                      l706 7F90  
                    l722 7FDE                      l714 7FBA                      l708 7F9C  
                    l724 7FE2                      l716 7FBE                      l718 7FCC  
                    wreg 000FE8                     _LATA 000F89                     _main 7FBA  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISA 000F92                    _TRISC 000F94          __initialization 7F88  
           __end_of_main 8000         __end_of_InitPort 7FBA                   ??_main 0003  
          __activetblptr 000000                   _ADCON1 000FC1                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7F8A            ___rparam_used 000001  
         __pcstackCOMRAM 0001                ?_InitPort 0001               ??_InitPort 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F88  
                __ramtop 0800                  __ptext0 7FBA                  __ptext1 7F90  
   end_of_initialization 7F8A                _PORTBbits 000F81                _TRISBbits 000F93  
    start_initialization 7F88        __size_of_InitPort 002A              __pbssCOMRAM 0005  
               _LATCbits 000F8B                 _InitPort 7F90                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0046                 isa$xinst 000000  
