{
    "DESIGN_NAME": "ibex_top",
    "VERILOG_FILES": "dir::src/*.v",
    "LINTER_ERROR_ON_LATCH": "False",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 15,
    "pdk::sky130A": {
	"MAX_FANOUT_CONSTRAINT": 6,
	"FP_CORE_UTIL": 40,
	"PL_TARGET_DENSITY_PCT": "expr::($FP_CORE_UTIL + 10.0)",
	"scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 15
	}
    }
}
