v 20070216 1
C 40100 40100 1 0 0 EMBEDDEDNoqsi-title-B.sym
[
B 40100 40100 17000 11000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54500 41600 5 10 0 0 0 0 1
graphical=1
L 53000 40700 53000 40100 15 0 0 0 -1 -1
B 49500 40100 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 49500 40800 57100 40800 15 0 0 0 -1 -1
T 50100 40600 9 10 0 1 0 0 1
date=$Date: 2007/06/08 01:14:46 $
T 54000 40600 9 10 0 1 0 0 1
rev=$Revision: 1.1 $
T 55500 40300 9 10 0 1 0 0 1
auth=$Author: jpd $
T 50300 40900 9 8 0 1 0 0 1
fname=$Source: /cvs/MIT/APD/QuickTest/Schematic/Components/Noqsi-title-B.sym,v $
T 53300 41300 9 14 0 1 0 4 1
title=TITLE
T 49600 40900 15 8 1 0 0 0 1
FILE:
T 53100 40600 15 8 1 0 0 0 1
REVISION:
T 53100 40300 15 8 1 0 0 0 1
DRAWN BY: 
T 49600 40300 15 8 1 0 0 0 1
PAGE
T 51300 40300 15 8 1 0 0 0 1
OF
T 49600 41300 15 8 1 0 0 0 1
TITLE
T 49600 40600 15 8 1 0 0 0 1
DATE
B 49500 49700 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50300 50500 9 30 1 0 0 0 1
Noqsi Aerospace, Ltd.
T 50700 50200 9 10 1 0 0 0 1
2822 South Nova Road, Pine, Colorado, USA 80470
T 51400 49900 9 10 1 0 0 0 1
+1-303-816-2756    jpd@wispertel.net
]
{
T 50100 40600 5 10 1 1 0 0 1
date=$Date: 2007/06/25 06:54:43 $
T 54000 40600 5 10 1 1 0 0 1
rev=$Revision: 1.1 $
T 55500 40300 5 10 1 1 0 0 1
auth=$Author: jpd $
T 50300 40900 5 8 1 1 0 0 1
fname=$Source: /cvs/MIT/APD/QuickTest/Schematic/Shaper.sch,v $
T 53300 41300 5 14 1 1 0 4 1
title=Shaper
}
C 48100 47800 1 0 0 coil-2.sym
{
T 48300 48300 5 10 0 0 0 0 1
device=inductor
T 48300 48100 5 10 1 1 0 0 1
refdes=L1
T 48300 48500 5 10 0 0 0 0 1
symversion=0.1
T 48100 47800 5 10 0 0 0 0 1
footprint=Series5022
T 48100 47800 5 10 0 0 0 0 1
description=Delevan 5022-244J
}
C 49300 47800 1 0 0 resistor-1.sym
{
T 49600 48200 5 10 0 0 0 0 1
device=RESISTOR
T 49500 48100 5 10 1 1 0 0 1
refdes=R5
T 49300 47800 5 10 0 0 0 0 1
footprint=0603
T 49500 47600 5 10 1 1 0 0 1
value=1
}
C 49300 46800 1 0 0 capacitor-1.sym
{
T 49500 47500 5 10 0 0 0 0 1
device=CAPACITOR
T 49500 47300 5 10 1 1 0 0 1
refdes=C2
T 49500 47700 5 10 0 0 0 0 1
symversion=0.1
T 49300 46800 5 10 0 0 0 0 1
footprint=0805
}
C 50400 49100 1 0 0 resistor-1.sym
{
T 50700 49500 5 10 0 0 0 0 1
device=RESISTOR
T 50600 49400 5 10 1 1 0 0 1
refdes=R7
T 50400 49100 5 10 0 0 0 0 1
footprint=0603
T 50700 48900 5 10 1 1 0 0 1
value=rg
}
C 49300 49100 1 0 0 resistor-1.sym
{
T 49600 49500 5 10 0 0 0 0 1
device=RESISTOR
T 49500 49400 5 10 1 1 0 0 1
refdes=R6
T 49300 49100 5 10 0 0 0 0 1
footprint=0603
T 49500 48900 5 10 1 1 0 0 1
value=1
}
C 45800 47500 1 0 0 capacitor-1.sym
{
T 46000 48200 5 10 0 0 0 0 1
device=CAPACITOR
T 46000 48000 5 10 1 1 0 0 1
refdes=C1
T 46000 48400 5 10 0 0 0 0 1
symversion=0.1
T 45800 47500 5 10 0 0 0 0 1
footprint=0805
}
C 46900 48900 1 0 0 resistor-1.sym
{
T 47200 49300 5 10 0 0 0 0 1
device=RESISTOR
T 47100 49200 5 10 1 1 0 0 1
refdes=R4
T 46900 48900 5 10 0 0 0 0 1
footprint=0603
T 47100 48700 5 10 1 1 0 0 1
value=rg
}
C 45800 48900 1 0 0 resistor-1.sym
{
T 46100 49300 5 10 0 0 0 0 1
device=RESISTOR
T 46000 49200 5 10 1 1 0 0 1
refdes=R3
T 45800 48900 5 10 0 0 0 0 1
footprint=0603
T 46000 48700 5 10 1 1 0 0 1
value=1
}
C 45800 45900 1 0 0 resistor-1.sym
{
T 46100 46300 5 10 0 0 0 0 1
device=RESISTOR
T 46000 46200 5 10 1 1 0 0 1
refdes=R2
T 45800 45900 5 10 0 0 0 0 1
footprint=0603
T 46000 45700 5 10 1 1 0 0 1
value=1
}
C 45700 45700 1 0 0 gnd-1.sym
C 49200 46700 1 0 0 gnd-1.sym
C 45700 48700 1 0 0 gnd-1.sym
C 49200 48900 1 0 0 gnd-1.sym
N 46900 48100 46900 49000 4
N 46900 49000 46700 49000 4
N 46700 47700 46900 47700 4
N 46700 47700 46700 46000 4
N 47900 47900 47900 49000 4
N 47900 49000 47800 49000 4
N 47900 47900 48100 47900 4
N 49100 47900 49300 47900 4
N 50200 47000 50200 47900 4
N 50200 47900 50400 47900 4
N 50400 48300 50400 49200 4
N 50400 49200 50200 49200 4
N 51300 49200 51400 49200 4
N 51400 49200 51400 48100 4
N 45100 47700 45800 47700 4
C 48500 43000 1 0 0 coil-2.sym
{
T 48700 43500 5 10 0 0 0 0 1
device=inductor
T 48700 43300 5 10 1 1 0 0 1
refdes=L5
T 48700 43700 5 10 0 0 0 0 1
symversion=0.1
T 48500 43000 5 10 0 0 0 0 1
footprint=Series5022
T 48500 43000 5 10 0 0 0 0 1
description=short
}
C 49700 43000 1 0 0 resistor-1.sym
{
T 50000 43400 5 10 0 0 0 0 1
device=RESISTOR
T 49900 43300 5 10 1 1 0 0 1
refdes=R18
T 49700 43000 5 10 0 0 0 0 1
footprint=0603
T 49900 42800 5 10 1 1 0 0 1
value=1
}
C 49700 42000 1 0 0 capacitor-1.sym
{
T 49900 42700 5 10 0 0 0 0 1
device=CAPACITOR
T 49900 42500 5 10 1 1 0 0 1
refdes=C16
T 49900 42900 5 10 0 0 0 0 1
symversion=0.1
T 49700 42000 5 10 0 0 0 0 1
footprint=0805
}
C 50800 44300 1 0 0 resistor-1.sym
{
T 51100 44700 5 10 0 0 0 0 1
device=RESISTOR
T 51000 44600 5 10 1 1 0 0 1
refdes=R20
T 50800 44300 5 10 0 0 0 0 1
footprint=0603
T 51000 44100 5 10 1 1 0 0 1
value=rg
}
C 49700 44300 1 0 0 resistor-1.sym
{
T 50000 44700 5 10 0 0 0 0 1
device=RESISTOR
T 49900 44600 5 10 1 1 0 0 1
refdes=R19
T 49700 44300 5 10 0 0 0 0 1
footprint=0603
T 49900 44100 5 10 1 1 0 0 1
value=1
}
C 46200 42700 1 0 0 capacitor-1.sym
{
T 46400 43400 5 10 0 0 0 0 1
device=CAPACITOR
T 46400 43200 5 10 1 1 0 0 1
refdes=C15
T 46400 43600 5 10 0 0 0 0 1
symversion=0.1
T 46200 42700 5 10 0 0 0 0 1
footprint=0805
}
C 47300 44100 1 0 0 resistor-1.sym
{
T 47600 44500 5 10 0 0 0 0 1
device=RESISTOR
T 47500 44400 5 10 1 1 0 0 1
refdes=R17
T 47300 44100 5 10 0 0 0 0 1
footprint=0603
T 47500 43900 5 10 1 1 0 0 1
value=rg
}
C 46200 44100 1 0 0 resistor-1.sym
{
T 46500 44500 5 10 0 0 0 0 1
device=RESISTOR
T 46400 44400 5 10 1 1 0 0 1
refdes=R9
T 46200 44100 5 10 0 0 0 0 1
footprint=0603
T 46400 43900 5 10 1 1 0 0 1
value=1
}
C 46200 41100 1 0 0 resistor-1.sym
{
T 46500 41500 5 10 0 0 0 0 1
device=RESISTOR
T 46400 41400 5 10 1 1 0 0 1
refdes=R16
T 46200 41100 5 10 0 0 0 0 1
footprint=0603
T 46400 40900 5 10 1 1 0 0 1
value=1
}
C 46100 40900 1 0 0 gnd-1.sym
C 49600 41900 1 0 0 gnd-1.sym
C 46100 43900 1 0 0 gnd-1.sym
C 49600 44100 1 0 0 gnd-1.sym
N 47300 43300 47300 44200 4
N 47300 44200 47100 44200 4
N 47100 42900 47300 42900 4
N 47100 42900 47100 41200 4
N 48300 43100 48300 44200 4
N 48300 44200 48200 44200 4
N 48300 43100 48500 43100 4
N 49500 43100 49700 43100 4
N 50600 42200 50600 43100 4
N 50600 43100 50800 43100 4
N 50800 43500 50800 44400 4
N 50800 44400 50600 44400 4
N 51700 44400 51800 44400 4
N 51800 44400 51800 43300 4
N 51400 48100 53000 48100 4
N 53000 48100 53000 45200 4
N 53000 45200 45500 45200 4
N 45500 45200 45500 42900 4
N 45500 42900 46200 42900 4
T 50700 40300 9 10 1 0 0 0 1
1
T 52100 40300 9 10 1 0 0 0 1
1
C 46900 48300 1 180 1 opamp-3.sym
{
T 47600 47500 5 10 0 0 180 6 1
device=OPAMP
T 47600 47700 5 10 1 1 180 6 1
refdes=U1
T 47600 46900 5 10 0 0 180 6 1
symversion=0.1
T 46900 46500 5 10 1 1 180 6 1
model=model=opamp[gain->1000000,bandwidth->9]
}
C 50400 48500 1 180 1 opamp-3.sym
{
T 51100 47700 5 10 0 0 180 6 1
device=OPAMP
T 51100 47900 5 10 1 1 180 6 1
refdes=U2
T 51100 47100 5 10 0 0 180 6 1
symversion=0.1
T 51500 48500 5 10 1 1 180 6 1
model=model=opamp[gain->1000000,bandwidth->9]
}
C 47300 43500 1 180 1 opamp-3.sym
{
T 48000 42700 5 10 0 0 180 6 1
device=OPAMP
T 48000 42900 5 10 1 1 180 6 1
refdes=U3
T 48000 42100 5 10 0 0 180 6 1
symversion=0.1
T 47500 41800 5 10 1 1 180 6 1
model=model=opamp[gain->1000000,bandwidth->9]
}
C 50800 43700 1 180 1 opamp-3.sym
{
T 51500 42900 5 10 0 0 180 6 1
device=OPAMP
T 51500 43100 5 10 1 1 180 6 1
refdes=U4
T 51500 42300 5 10 0 0 180 6 1
symversion=0.1
T 51900 42600 5 10 1 1 180 6 1
model=model=opamp[gain->1000000,bandwidth->9]
}
C 44200 47600 1 0 0 terminal-1.sym
{
T 44510 48350 5 10 0 0 0 0 1
device=voltage
T 44510 48200 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
T 44450 47650 5 10 1 1 0 6 1
refdes=in
}
C 53400 43400 1 180 0 terminal-1.sym
{
T 53090 42650 5 10 0 0 180 0 1
device=testpoint
T 53090 42800 5 10 0 0 180 0 1
footprint=CONNECTOR 1 1
T 53150 43350 5 10 1 1 180 6 1
refdes=out
}
N 51800 43300 52500 43300 4
