GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/src/blink.v'
Analyzing Verilog file '/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/src/gowin_rpll/gowin_rpll.v'
Compiling module 'pll_blink'("/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/src/blink.v":2)
Compiling module 'Gowin_rPLL'("/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/src/gowin_rpll/gowin_rpll.v":11)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/src/blink.v":42)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/src/blink.v":63)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/src/blink.v":84)
NOTE  (EX0101) : Current top module is "pll_blink"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/impl/gwsynthesis/fpga_project.vg" completed
[100%] Generate report file "/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/impl/gwsynthesis/fpga_project_syn.rpt.html" completed
GowinSynthesis finish
