<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv</a>
time_elapsed: 0.116s
ram usage: 11596 KB
</pre>
<pre class="log">

%Warning-MULTITOP: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:17</a>: Multiple top level modules
                                                                                                                        : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                   ... Use &#34;/* verilator lint_off MULTITOP */&#34; and lint_on around source to disable this message.
                                                                                                                        : ... Top module &#39;gray2bin1&#39;
module gray2bin1 (bin, gray);
       ^~~~~~~~~
                                                                                                                        : ... Top module &#39;addergen1&#39;
module addergen1 (co, sum, a, b, ci);
       ^~~~~~~~~
%Warning-UNOPTFLAT: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:28</a>: Signal unoptimizable: Feedback to clock or circular logic: &#39;addergen1.t&#39;
[SIZE-1:0] t [1:3];
           ^
                    <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:28</a>:      Example path: addergen1.t
                    <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:44</a>:      Example path: ASSIGNW
                    <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:26</a>:      Example path: addergen1.c
                    <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:41</a>:      Example path: ASSIGNW
                    <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:28</a>:      Example path: addergen1.t

</pre>
</body>