
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version I-2013.12-SP3 for RHEL32 -- Apr 18, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Information: As of the J-2014.09 version of dc_shell, the 32-bit
             version of the product will not be delivered by default.
             If you require a 32-bit version for any reason, please
             contact Synopsys technical support.

Initializing...
Initializing gui preferences from file  /net/dellr900a/export/zyyu01/.synopsys_dv_prefs.tcl
#synthesis script for booth Multiplier
#Modified by LinJie
#date   2012/12/26
#**************************************************************
#PARMETER INPUT
#**************************************************************ss
set TOP_LEVEL            top 
top
set SRC_FILE              scripts/read_src.tcl
scripts/read_src.tcl
set CONSTRAINT_FILE       scripts/constraints_top.tcl
scripts/constraints_top.tcl
set TIMING_CHECK_RPT      rpt/${TOP_LEVEL}_timing_check.rpt
rpt/top_timing_check.rpt
set PORT_RPT              rpt/${TOP_LEVEL}_port.rpt
rpt/top_port.rpt
set FLATTEN               false
false
set STRUCTURE             true
true
set MODULE_COMPILER       true
true
set CRITICAL_RANGE        0.3
0.3
set NETLIST_DB            ./netlist/${TOP_LEVEL}.db
./netlist/top.db
set NETLIST_V             ./netlist/${TOP_LEVEL}.v
./netlist/top.v
set SDC                   ./netlist/${TOP_LEVEL}.sdc
./netlist/top.sdc
set SDF                   ./netlist/${TOP_LEVEL}.sdf
./netlist/top.sdf
set CONSTRAINT_VIOLATION  ./rpt/${TOP_LEVEL}_vio.rpt
./rpt/top_vio.rpt
set TIMING_RPT            ./rpt/${TOP_LEVEL}_timing.rpt
./rpt/top_timing.rpt
set TIMING_RPT_NUM        20
20
set AREA_RPT              ./rpt/${TOP_LEVEL}_area.rpt
./rpt/top_area.rpt
set POWER_RPT		  ./rpt/${TOP_LEVEL}_power.rpt
./rpt/top_power.rpt
#Design entry: read the source file
source $SRC_FILE
Running PRESTO HDLC
Compiling source file ./src/cache.v
Presto compilation completed successfully.
Loading db file '/net/dellr900b/export/SMIC_65nm_LL/SCC65NLL_HS/SCC65NLL_HS_LVT_syn_V1.1a/SCC65NLL_HS_LVT_V1p1a/synopsys/1.2v/scc65nll_hs_lvt_tt_v1p2_25c_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/net/dellr900b/export/SMIC_65nm_LL/SCC65NLL_HS/SCC65NLL_HS_HVT_syn_V1.1a/SCC65NLL_HS_HVT_V1p1a/synopsys/1.2v/scc65nll_hs_hvt_tt_v1p2_25c_ccs.db'
Loading db file '/net/dellr900b/export/SMIC_65nm_LL/SCC65NLL_HS/SCC65NLL_HS_RVT_syn_V1.1a/SCC65NLL_HS_RVT_V1p1a/synopsys/1.2v/scc65nll_hs_rvt_tt_v1p2_25c_ccs.db'
Loading db file '/apps/EDAs/synopsys/syn/libraries/syn/dw_foundation.sldb'
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/apps/EDAs/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/apps/EDAs/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'scc65nll_hs_lvt_tt_v1p2_25c_ccs'
  Loading link library 'scc65nll_hs_hvt_tt_v1p2_25c_ccs'
  Loading link library 'scc65nll_hs_rvt_tt_v1p2_25c_ccs'
  Loading link library 'gtech'
Warning: The dw_prefer_mc_inside feature is obsolete. (UISN-47)
Running PRESTO HDLC

Statistics for case statements in always block at line 120 in file
	'./src/cache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cache line 120 in file
		'./src/cache.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|      dataToCPU_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      dataToMem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     addrToCache_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        state_reg         | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      cacheLine_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      addrToMem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|        stall_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   allowReadToCache_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         addr_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    havMsgToCache_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| allowReadToCacheAddr_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     cacheEnToCPU_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wmToCache_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      invToCache_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      rmToCache_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       rwToMem_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'cache'.
Running PRESTO HDLC
Compiling source file ./src/codeRam.v
Presto compilation completed successfully.
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Running PRESTO HDLC
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    codeRam/73    |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'codeRam'.
Running PRESTO HDLC
Compiling source file ./src/memBus.v
Presto compilation completed successfully.
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Running PRESTO HDLC

Inferred memory devices in process
	in routine memBus line 102 in file
		'./src/memBus.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addrToMem_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   chipSelect_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      stall_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  dataToCacheA_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  dataToCacheB_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    dataToMem_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     memEnB_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     prefer_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     rwToMem_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     memEnA_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    memBus/166    |   32   |   16    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'memBus'.
Running PRESTO HDLC
Compiling source file ./src/processor.v
Opening include file ./src/./def.v
Presto compilation completed successfully.
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Running PRESTO HDLC

Statistics for case statements in always block at line 105 in file
	'./src/processor.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           123            |    auto/auto     |
|           159            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine processor line 105 in file
		'./src/processor.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regFile_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     regFile_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     regFile_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     regFile_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     rwToMem_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    dataToMem_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    addrToMem_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  processor/139   |   4    |   16    |      2       | N  |
===========================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'processor'.
Running PRESTO HDLC
Compiling source file ./src/top.v
Warning:  ./src/top.v:69: Redeclaration of port 'pc_proc1_code1'. (VER-331)
Warning:  ./src/top.v:69: Port pc_proc1_code1 is implicitly typed  (VER-987)
Warning:  ./src/top.v:69: Redeclaration of port 'pc_proc2_code2'. (VER-331)
Warning:  ./src/top.v:69: Port pc_proc2_code2 is implicitly typed  (VER-987)
Warning:  ./src/top.v:70: Redeclaration of port 'ins_code1_proc1'. (VER-331)
Warning:  ./src/top.v:70: Port ins_code1_proc1 is implicitly typed  (VER-987)
Warning:  ./src/top.v:70: Redeclaration of port 'ins_code2_proc2'. (VER-331)
Warning:  ./src/top.v:70: Port ins_code2_proc2 is implicitly typed  (VER-987)
Presto compilation completed successfully.
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
#**************************************************************
#locate all designs and library components referenced in current design and connect them
#**************************************************************
current_design $TOP_LEVEL
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               /net/dellr900a/export/zyyu01/SJC/caches/dual_core_cache/dc/top.db, etc
  scc65nll_hs_lvt_tt_v1p2_25c_ccs (library) /net/dellr900b/export/SMIC_65nm_LL/SCC65NLL_HS/SCC65NLL_HS_LVT_syn_V1.1a/SCC65NLL_HS_LVT_V1p1a/synopsys/1.2v/scc65nll_hs_lvt_tt_v1p2_25c_ccs.db
  scc65nll_hs_hvt_tt_v1p2_25c_ccs (library) /net/dellr900b/export/SMIC_65nm_LL/SCC65NLL_HS/SCC65NLL_HS_HVT_syn_V1.1a/SCC65NLL_HS_HVT_V1p1a/synopsys/1.2v/scc65nll_hs_hvt_tt_v1p2_25c_ccs.db
  scc65nll_hs_rvt_tt_v1p2_25c_ccs (library) /net/dellr900b/export/SMIC_65nm_LL/SCC65NLL_HS/SCC65NLL_HS_RVT_syn_V1.1a/SCC65NLL_HS_RVT_V1p1a/synopsys/1.2v/scc65nll_hs_rvt_tt_v1p2_25c_ccs.db
  dw_foundation.sldb (library) /apps/EDAs/synopsys/syn/libraries/syn/dw_foundation.sldb

1
uniquify -dont_skip_empty_designs
Information: Uniquified 2 instances of design 'cache'. (OPT-1056)
Information: Uniquified 2 instances of design 'processor'. (OPT-1056)
1
check_design
 
****************************************
check_design summary:
Version:     I-2013.12-SP3
Date:        Sat Jan  3 18:35:21 2015
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     12
    Unconnected ports (LINT-28)                                     4
    Feedthrough (LINT-29)                                           8

Cells                                                              36
    Cells do not drive (LINT-1)                                    36

Nets                                                              158
    Unloaded nets (LINT-2)                                        158
--------------------------------------------------------------------------------

Warning: In design 'processor_1', cell 'C2567' does not drive any nets. (LINT-1)
Warning: In design 'processor_1', cell 'C2568' does not drive any nets. (LINT-1)
Warning: In design 'processor_1', cell 'C2573' does not drive any nets. (LINT-1)
Warning: In design 'processor_1', cell 'C2586' does not drive any nets. (LINT-1)
Warning: In design 'processor_1', cell 'C2594' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5528' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5532' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5538' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5543' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5570' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5575' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5583' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5598' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5603' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5636' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5640' does not drive any nets. (LINT-1)
Warning: In design 'cache_1', cell 'C5646' does not drive any nets. (LINT-1)
Warning: In design 'memBus', cell 'C5427' does not drive any nets. (LINT-1)
Warning: In design 'memBus', cell 'C5465' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5528' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5532' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5538' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5543' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5570' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5575' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5583' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5598' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5603' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5636' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5640' does not drive any nets. (LINT-1)
Warning: In design 'cache_0', cell 'C5646' does not drive any nets. (LINT-1)
Warning: In design 'processor_0', cell 'C2567' does not drive any nets. (LINT-1)
Warning: In design 'processor_0', cell 'C2568' does not drive any nets. (LINT-1)
Warning: In design 'processor_0', cell 'C2573' does not drive any nets. (LINT-1)
Warning: In design 'processor_0', cell 'C2586' does not drive any nets. (LINT-1)
Warning: In design 'processor_0', cell 'C2594' does not drive any nets. (LINT-1)
Warning: In design 'top', net 'debugDelay[0]' driven by pin 'mb/debugDelay[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugDelay[1]' driven by pin 'mb/debugDelay[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugDelay[2]' driven by pin 'mb/debugDelay[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugDelay[3]' driven by pin 'mb/debugDelay[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugDelay[4]' driven by pin 'mb/debugDelay[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugDelay[5]' driven by pin 'mb/debugDelay[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugDelay[6]' driven by pin 'mb/debugDelay[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugDelay[7]' driven by pin 'mb/debugDelay[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugRwToMem[0]' driven by pin 'mb/debugRwToMem[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugRwToMem[1]' driven by pin 'mb/debugRwToMem[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[0]' driven by pin 'C2/debugCacheLine[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[1]' driven by pin 'C2/debugCacheLine[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[2]' driven by pin 'C2/debugCacheLine[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[3]' driven by pin 'C2/debugCacheLine[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[4]' driven by pin 'C2/debugCacheLine[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[5]' driven by pin 'C2/debugCacheLine[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[6]' driven by pin 'C2/debugCacheLine[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[7]' driven by pin 'C2/debugCacheLine[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[8]' driven by pin 'C2/debugCacheLine[8]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[9]' driven by pin 'C2/debugCacheLine[9]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[10]' driven by pin 'C2/debugCacheLine[10]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[11]' driven by pin 'C2/debugCacheLine[11]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[12]' driven by pin 'C2/debugCacheLine[12]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[13]' driven by pin 'C2/debugCacheLine[13]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[14]' driven by pin 'C2/debugCacheLine[14]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC2[15]' driven by pin 'C2/debugCacheLine[15]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugStateC2[0]' driven by pin 'C2/debugState[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugStateC2[1]' driven by pin 'C2/debugState[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugStateC2[2]' driven by pin 'C2/debugState[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugStateC2[3]' driven by pin 'C2/debugState[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[0]' driven by pin 'C1/debugCacheLine[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[1]' driven by pin 'C1/debugCacheLine[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[2]' driven by pin 'C1/debugCacheLine[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[3]' driven by pin 'C1/debugCacheLine[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[4]' driven by pin 'C1/debugCacheLine[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[5]' driven by pin 'C1/debugCacheLine[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[6]' driven by pin 'C1/debugCacheLine[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[7]' driven by pin 'C1/debugCacheLine[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[8]' driven by pin 'C1/debugCacheLine[8]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[9]' driven by pin 'C1/debugCacheLine[9]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[10]' driven by pin 'C1/debugCacheLine[10]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[11]' driven by pin 'C1/debugCacheLine[11]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[12]' driven by pin 'C1/debugCacheLine[12]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[13]' driven by pin 'C1/debugCacheLine[13]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[14]' driven by pin 'C1/debugCacheLine[14]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugCacheLineC1[15]' driven by pin 'C1/debugCacheLine[15]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugStateC1[0]' driven by pin 'C1/debugState[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugStateC1[1]' driven by pin 'C1/debugState[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugStateC1[2]' driven by pin 'C1/debugState[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'debugStateC1[3]' driven by pin 'C1/debugState[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'regIdxP2[0]' driven by pin 'P2/regId[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'regIdxP2[1]' driven by pin 'P2/regId[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'regIdxP2[2]' driven by pin 'P2/regId[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'regIdxP2[3]' driven by pin 'P2/regId[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[0]' driven by pin 'P2/r1[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[1]' driven by pin 'P2/r1[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[2]' driven by pin 'P2/r1[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[3]' driven by pin 'P2/r1[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[4]' driven by pin 'P2/r1[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[5]' driven by pin 'P2/r1[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[6]' driven by pin 'P2/r1[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[7]' driven by pin 'P2/r1[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[8]' driven by pin 'P2/r1[8]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[9]' driven by pin 'P2/r1[9]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[10]' driven by pin 'P2/r1[10]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[11]' driven by pin 'P2/r1[11]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[12]' driven by pin 'P2/r1[12]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[13]' driven by pin 'P2/r1[13]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[14]' driven by pin 'P2/r1[14]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P2[15]' driven by pin 'P2/r1[15]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[0]' driven by pin 'P2/r0[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[1]' driven by pin 'P2/r0[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[2]' driven by pin 'P2/r0[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[3]' driven by pin 'P2/r0[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[4]' driven by pin 'P2/r0[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[5]' driven by pin 'P2/r0[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[6]' driven by pin 'P2/r0[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[7]' driven by pin 'P2/r0[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[8]' driven by pin 'P2/r0[8]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[9]' driven by pin 'P2/r0[9]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[10]' driven by pin 'P2/r0[10]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[11]' driven by pin 'P2/r0[11]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[12]' driven by pin 'P2/r0[12]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[13]' driven by pin 'P2/r0[13]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[14]' driven by pin 'P2/r0[14]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P2[15]' driven by pin 'P2/r0[15]' has no loads. (LINT-2)
Warning: In design 'top', net 'stateP2[0]' driven by pin 'P2/cpuState[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'stateP2[1]' driven by pin 'P2/cpuState[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[0]' driven by pin 'P2/data[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[1]' driven by pin 'P2/data[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[2]' driven by pin 'P2/data[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[3]' driven by pin 'P2/data[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[4]' driven by pin 'P2/data[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[5]' driven by pin 'P2/data[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[6]' driven by pin 'P2/data[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[7]' driven by pin 'P2/data[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[8]' driven by pin 'P2/data[8]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[9]' driven by pin 'P2/data[9]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[10]' driven by pin 'P2/data[10]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[11]' driven by pin 'P2/data[11]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[12]' driven by pin 'P2/data[12]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[13]' driven by pin 'P2/data[13]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[14]' driven by pin 'P2/data[14]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut2[15]' driven by pin 'P2/data[15]' has no loads. (LINT-2)
Warning: In design 'top', net 'regIdxP1[0]' driven by pin 'P1/regId[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'regIdxP1[1]' driven by pin 'P1/regId[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'regIdxP1[2]' driven by pin 'P1/regId[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'regIdxP1[3]' driven by pin 'P1/regId[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[0]' driven by pin 'P1/r1[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[1]' driven by pin 'P1/r1[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[2]' driven by pin 'P1/r1[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[3]' driven by pin 'P1/r1[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[4]' driven by pin 'P1/r1[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[5]' driven by pin 'P1/r1[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[6]' driven by pin 'P1/r1[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[7]' driven by pin 'P1/r1[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[8]' driven by pin 'P1/r1[8]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[9]' driven by pin 'P1/r1[9]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[10]' driven by pin 'P1/r1[10]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[11]' driven by pin 'P1/r1[11]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[12]' driven by pin 'P1/r1[12]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[13]' driven by pin 'P1/r1[13]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[14]' driven by pin 'P1/r1[14]' has no loads. (LINT-2)
Warning: In design 'top', net 'r1P1[15]' driven by pin 'P1/r1[15]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[0]' driven by pin 'P1/r0[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[1]' driven by pin 'P1/r0[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[2]' driven by pin 'P1/r0[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[3]' driven by pin 'P1/r0[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[4]' driven by pin 'P1/r0[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[5]' driven by pin 'P1/r0[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[6]' driven by pin 'P1/r0[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[7]' driven by pin 'P1/r0[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[8]' driven by pin 'P1/r0[8]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[9]' driven by pin 'P1/r0[9]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[10]' driven by pin 'P1/r0[10]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[11]' driven by pin 'P1/r0[11]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[12]' driven by pin 'P1/r0[12]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[13]' driven by pin 'P1/r0[13]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[14]' driven by pin 'P1/r0[14]' has no loads. (LINT-2)
Warning: In design 'top', net 'r0P1[15]' driven by pin 'P1/r0[15]' has no loads. (LINT-2)
Warning: In design 'top', net 'stateP1[0]' driven by pin 'P1/cpuState[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'stateP1[1]' driven by pin 'P1/cpuState[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[0]' driven by pin 'P1/data[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[1]' driven by pin 'P1/data[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[2]' driven by pin 'P1/data[2]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[3]' driven by pin 'P1/data[3]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[4]' driven by pin 'P1/data[4]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[5]' driven by pin 'P1/data[5]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[6]' driven by pin 'P1/data[6]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[7]' driven by pin 'P1/data[7]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[8]' driven by pin 'P1/data[8]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[9]' driven by pin 'P1/data[9]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[10]' driven by pin 'P1/data[10]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[11]' driven by pin 'P1/data[11]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[12]' driven by pin 'P1/data[12]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[13]' driven by pin 'P1/data[13]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[14]' driven by pin 'P1/data[14]' has no loads. (LINT-2)
Warning: In design 'top', net 'dataOut1[15]' driven by pin 'P1/data[15]' has no loads. (LINT-2)
Warning: In design 'memBus', port 'errReg[3]' is not connected to any nets. (LINT-28)
Warning: In design 'memBus', port 'errReg[2]' is not connected to any nets. (LINT-28)
Warning: In design 'memBus', port 'errReg[1]' is not connected to any nets. (LINT-28)
Warning: In design 'memBus', port 'errReg[0]' is not connected to any nets. (LINT-28)
Warning: In design 'processor_1', input port 'instruction[19]' is connected directly to output port 'regId[3]'. (LINT-29)
Warning: In design 'processor_1', input port 'instruction[18]' is connected directly to output port 'regId[2]'. (LINT-29)
Warning: In design 'processor_1', input port 'instruction[17]' is connected directly to output port 'regId[1]'. (LINT-29)
Warning: In design 'processor_1', input port 'instruction[16]' is connected directly to output port 'regId[0]'. (LINT-29)
Warning: In design 'processor_0', input port 'instruction[19]' is connected directly to output port 'regId[3]'. (LINT-29)
Warning: In design 'processor_0', input port 'instruction[18]' is connected directly to output port 'regId[2]'. (LINT-29)
Warning: In design 'processor_0', input port 'instruction[17]' is connected directly to output port 'regId[1]'. (LINT-29)
Warning: In design 'processor_0', input port 'instruction[16]' is connected directly to output port 'regId[0]'. (LINT-29)
1
set set_ultra_optimization true
true
#**************************************************************
#design constraints
#**************************************************************
current_design $TOP_LEVEL
Current design is 'top'.
{top}
source -e -v $CONSTRAINT_FILE
# Design Compiler script modified by Linjie 12/26/2012
# Below are constraints for the top module and some special segment
# ******************************************************************
# *********************Top Module Mult_top**************************
# ******************************************************************
# Description:
# This .tcl sets: 1.environment; 2.design optimization; 3.design rule
# ******************************************************************
#get_pins: means the internal port of the detailed instance in the pad
#get_ports: means the outside port of the top chip module
#get_clocks: means the global clock in the inner module
#*******************************************************************
#PARMETER INPUT
#*******************************************************************
set AREA_CONSTRAINT       0
0
set WLM                   top 
top
#*******************************************************************
#set environment
#*******************************************************************
#set_min_library smic13_ss.db -min_version smic13_ff.db
#set_operating_conditions -analysis_type bc_wc -max WORST -max_library smic13_ss -min BEST -min_library smic13_ff
set_wire_load_mode $WLM
1
#Input drives
set_drive 0 clk
1
set_drive 0 reset
1
set_driving_cell -lib_cell LVT_DRNHSV2 -pin Q [remove_from_collection [all_inputs] [get_ports "clk reset"]]
1
#Output loads
set MAX_LOAD [load_of scc65nll_hs_lvt_tt_v1p2_25c_ccs/LVT_DRNHSV1/D]
0.000794165
set_load [expr $MAX_LOAD*10] [all_outputs]
1
#*******************************************************************
#set design optimization constraints
#*******************************************************************
#clock from the system clk=1/2.0 MHz
set CLK clk
clk
set PERIOD 1
1
create_clock -period $PERIOD -waveform {0 0.5} -name $CLK [get_ports "clk"]
1
set_ideal_network 	   [get_ports "clk reset "]
1
set_dont_touch_network [get_ports "clk reset "]
1
set_clock_latency 0.05 [get_clocks $CLK]
1
set_clock_uncertainty  0.05 [get_clocks $CLK]
1
set_clock_transition   0.1  [get_clocks $CLK]
1
set_input_delay -max 0.1 -clock clk [remove_from_collection [all_inputs] [get_ports "clk reset "]]
1
set_input_delay -min 0.05 -clock clk [remove_from_collection [all_inputs] [get_ports "clk reset "]]
1
set_output_delay -max 0.1 -clock clk [all_outputs]
1
set_output_delay -min 0.05 -clock clk [all_outputs]
1
set_max_delay 1 -from [all_inputs] -to [all_outputs] 
1
set_false_path -from reset
1
set_max_area $AREA_CONSTRAINT
1
#*******************************************************************
#set design rule constraints
#*******************************************************************
#set_max_transition 1 current_design
#set_max_fanout 10 [all_inputs]
set MAX_CAP [load_of scc65nll_hs_lvt_tt_v1p2_25c_ccs/LVT_INAND2HSV2/A1]
0.00103884
set_max_capacitance [expr $MAX_CAP*20] [get_designs *]
1
1
#**************************************************************
#verify the constraints
#**************************************************************
redirect  $TIMING_CHECK_RPT {check_timing}
redirect  $PORT_RPT {report_port -verbose}
#**************************************************************
#logic-level optimization
#**************************************************************
set_flatten $FLATTEN
1
set_structure $STRUCTURE 
1
#set_structure true -boolean true -boolean_effort high
ungroup -flatten -all
1
#**************************************************************
#Enables the Synopsys Module Compiler to generate arithmetic DesignWare parts.
#**************************************************************
set dw_prefer_mc_inside $MODULE_COMPILER
true
#creating custom path groups
group_path -name OUTPUTS -to [all_outputs]
1
group_path -name INPUTS -from [all_inputs]
1
#**************************************************************
#specifying the critical range to optimize more paths
#**************************************************************
set_critical_range $CRITICAL_RANGE [get_designs *]
1
#**************************************************************
# compile the design
#**************************************************************
#set_dont_touch cell_controller
current_design $TOP_LEVEL
Current design is 'top'.
{top}
compile -map_effort  medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | I-2013.12-DWBB_201312.3 |     *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.3 |     *     |
============================================================================


Information: There are 68 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: The register 'mb/addrToMem_reg[15]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[14]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[13]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[12]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[11]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[10]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[9]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[8]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[7]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[6]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[5]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[4]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[3]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[2]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[1]' will be removed. (OPT-1207)
Information: The register 'mb/addrToMem_reg[0]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[15]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[14]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[13]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[12]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[11]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[10]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[9]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[8]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[7]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[6]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[5]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[4]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[3]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[2]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[1]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheA_reg[0]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[15]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[14]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[13]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[12]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[11]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[10]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[9]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[8]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[7]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[6]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[5]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[4]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[3]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[2]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[1]' will be removed. (OPT-1207)
Information: The register 'mb/dataToCacheB_reg[0]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[15]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[14]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[13]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[12]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[11]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[10]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[9]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[8]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[7]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[6]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[5]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[4]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[3]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[2]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[1]' will be removed. (OPT-1207)
Information: The register 'mb/dataToMem_reg[0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[15][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[16][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[17][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[18][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[19][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[20][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[21][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[22][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[23][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[24][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[25][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[26][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[27][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[28][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[29][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[30][0]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][15]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][14]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][13]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][12]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][11]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][10]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][9]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][8]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][7]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][6]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][5]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][4]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][3]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][2]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][1]' will be removed. (OPT-1207)
Information: The register 'mb/mem_reg[31][0]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[15]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[14]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[13]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[12]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[11]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[10]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[9]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[8]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[7]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[6]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[5]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[4]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[3]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[2]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[1]' will be removed. (OPT-1207)
Information: The register 'C2/dataToCPU_reg[0]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[15]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[14]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[13]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[12]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[11]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[10]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[9]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[8]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[7]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[6]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[5]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[4]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[3]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[2]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[1]' will be removed. (OPT-1207)
Information: The register 'C2/dataToMem_reg[0]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[15]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[14]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[13]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[12]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[11]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[10]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[9]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[8]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[7]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[6]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[5]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[4]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[3]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[2]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[1]' will be removed. (OPT-1207)
Information: The register 'C2/cacheLine_reg[0]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[15]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[14]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[13]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[12]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[11]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[10]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[9]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[8]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[7]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[6]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[5]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[4]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[3]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[2]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[1]' will be removed. (OPT-1207)
Information: The register 'C1/dataToCPU_reg[0]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[15]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[14]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[13]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[12]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[11]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[10]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[9]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[8]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[7]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[6]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[5]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[4]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[3]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[2]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[1]' will be removed. (OPT-1207)
Information: The register 'C1/dataToMem_reg[0]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[15]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[14]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[13]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[12]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[11]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[10]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[9]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[8]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[7]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[6]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[5]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[4]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[3]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[2]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[1]' will be removed. (OPT-1207)
Information: The register 'C1/cacheLine_reg[0]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][15]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][14]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][13]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][12]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][11]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][10]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][9]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][8]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][7]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][5]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][15]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][14]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][13]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][12]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][11]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][10]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][9]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][8]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][7]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][5]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][15]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][14]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][13]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][12]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][11]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][10]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][9]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][8]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][7]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][5]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'P2/regFile_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[15]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[14]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[13]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[12]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[11]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[10]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[9]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[8]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[7]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[6]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[5]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[4]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[3]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[2]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[1]' will be removed. (OPT-1207)
Information: The register 'P2/data_reg[0]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[15]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[14]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[13]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[12]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[11]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[10]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[9]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[8]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[7]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[6]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[5]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[4]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[3]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[2]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[1]' will be removed. (OPT-1207)
Information: The register 'P2/dataToMem_reg[0]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][15]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][14]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][13]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][12]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][11]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][10]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][9]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][8]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][7]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][5]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][15]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][14]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][13]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][12]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][11]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][10]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][9]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][8]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][7]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][5]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][15]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][14]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][13]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][12]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][11]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][10]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][9]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][8]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][7]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][5]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'P1/regFile_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[15]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[14]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[13]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[12]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[11]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[10]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[9]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[8]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[7]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[6]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[5]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[4]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[3]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[2]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[1]' will be removed. (OPT-1207)
Information: The register 'P1/data_reg[0]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[15]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[14]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[13]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[12]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[11]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[10]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[9]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[8]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[7]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[6]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[5]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[4]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[3]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[2]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[1]' will be removed. (OPT-1207)
Information: The register 'P1/dataToMem_reg[0]' will be removed. (OPT-1207)
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'top_DW01_dec_0'
  Processing 'top_DW01_cmp6_0'
  Processing 'top_DW01_cmp6_1'
  Processing 'top_DW01_inc_0'
  Processing 'top_DW01_inc_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25    5270.0      0.08       4.1       0.2                          
    0:00:26    5270.0      0.08       4.1       0.2                          
    0:00:26    5270.0      0.08       4.1       0.2                          
    0:00:26    5269.0      0.08       4.1       0.2                          
    0:00:26    5269.0      0.08       4.1       0.2                          
    0:00:27    4646.5      0.32      18.6       0.1                          
    0:00:28    4663.1      0.33      24.1       0.1                          
    0:00:28    4660.2      0.25      15.2       0.1                          
    0:00:28    4659.1      0.21      12.8       0.1                          
    0:00:29    4660.9      0.18      12.0       0.1                          
    0:00:29    4665.2      0.30      15.7       0.1                          
    0:00:29    4663.4      0.26      14.0       0.1                          
    0:00:29    4665.6      0.19      12.9       0.1                          
    0:00:29    4664.5      0.19      12.9       0.1                          
    0:00:29    4664.5      0.19      12.9       0.1                          
    0:00:29    4665.2      0.17      11.4       0.1                          
    0:00:29    4667.8      0.16      11.3       0.1                          
    0:00:30    4669.9      0.16      11.3       0.1                          
    0:00:30    4669.9      0.16      11.3       0.1                          
    0:00:30    4669.9      0.16      11.3       0.1                          
    0:00:30    4670.3      0.16      11.2       0.1                          
    0:00:30    4672.4      0.16      11.2       0.1                          
    0:00:30    4682.9      0.16      10.6       0.1                          
    0:00:31    4684.0      0.16      10.5       0.1                          
    0:00:31    4684.0      0.16      10.5       0.1                          
    0:00:31    4684.0      0.16      10.5       0.1                          
    0:00:31    4707.4      0.27      25.1       0.0                          
    0:00:31    4710.2      0.27      25.1       0.0                          
    0:00:31    4710.2      0.27      25.1       0.0                          
    0:00:31    4710.2      0.27      25.1       0.0                          
    0:00:31    4710.2      0.27      25.1       0.0                          
    0:00:32    4754.9      0.20      17.3       0.0 C1/rwToMem_reg[0]/D      
    0:00:33    4803.5      0.10       6.0       0.0 C2/allowReadToCacheAddr_reg[7]/D
    0:00:34    4833.4      0.08       4.9       0.0 C1/cacheEnToCPU_reg/D    
    0:00:34    4834.8      0.08       4.8       0.0 C2/allowReadToCacheAddr_reg[7]/D
    0:00:35    4852.8      0.07       4.4       0.0 C1/addrToCache_reg[2]/D  
    0:00:35    4871.5      0.06       2.8       0.0 C2/allowReadToCacheAddr_reg[7]/D
    0:00:35    4875.1      0.06       2.7       0.0 C1/addrToCache_reg[6]/D  
    0:00:36    4884.8      0.05       2.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36    4884.8      0.05       2.5       0.0                          
    0:00:36    4898.9      0.05       2.1       0.0 C2/allowReadToCacheAddr_reg[7]/D
    0:00:36    4906.8      0.04       1.3       0.0 C2/addrToMem_reg[3]/D    
    0:00:37    4905.4      0.04       1.2       0.0 C1/addrToCache_reg[6]/D  
    0:00:37    4909.0      0.03       1.1       0.0 C2/allowReadToCacheAddr_reg[7]/D
    0:00:37    4912.9      0.03       1.1       0.0 C2/allowReadToCacheAddr_reg[7]/D
    0:00:38    4914.7      0.03       1.0       0.0 C1/addrToCache_reg[6]/D  
    0:00:40    4914.0      0.03       1.0       0.0 C1/addrToCache_reg[6]/D  
    0:00:42    4940.3      0.02       0.6       0.0 C1/addrToCache_reg[6]/D  
    0:00:43    4970.9      0.01       0.2       0.0 C2/allowReadToCacheAddr_reg[7]/D
    0:00:44    4994.6      0.00       0.0       0.0                          
    0:00:45    4990.0      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (min_capacitance)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:45    4990.0      0.00       0.0       0.0                          
    0:00:46    4989.6      0.00       0.0       0.0                          


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:46    4989.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:46    4989.6      0.00       0.0       0.0                          
    0:00:46    4989.6      0.00       0.0       0.0                          
    0:00:46    4883.8      0.05       0.3       0.0                          
    0:00:46    4863.2      0.05       0.4       0.0                          
    0:00:46    4859.3      0.05       0.4       0.0                          
    0:00:46    4856.0      0.05       0.4       0.0                          
    0:00:46    4855.0      0.05       0.4       0.0                          
    0:00:46    4855.0      0.05       0.4       0.0                          
    0:00:47    4858.9      0.00       0.0       0.0                          
    0:00:47    4730.8      0.03       0.8       0.0                          
    0:00:47    4712.4      0.03       0.8       0.0                          
    0:00:47    4708.8      0.03       0.8       0.0                          
    0:00:47    4708.8      0.03       0.8       0.0                          
    0:00:47    4708.8      0.03       0.8       0.0                          
    0:00:47    4708.8      0.03       0.8       0.0                          
    0:00:47    4708.8      0.03       0.8       0.0                          
    0:00:47    4708.8      0.03       0.8       0.0                          
    0:00:47    4726.4      0.00       0.1       0.0                          
    0:00:48    4729.3      0.00       0.0       0.0                          
    0:00:48    4719.2      0.00       0.0       0.0                          
    0:00:48    4675.3      0.09       1.3       0.0                          
    0:00:48    4670.6      0.09       1.3       0.0                          
    0:00:48    4670.6      0.09       1.3       0.0                          
    0:00:48    4670.6      0.09       1.3       0.0                          
    0:00:48    4670.6      0.09       1.3       0.0                          
    0:00:48    4670.6      0.09       1.3       0.0                          
    0:00:48    4670.6      0.09       1.3       0.0                          
    0:00:49    4698.4      0.00       0.0       0.0 C1/addrToCache_reg[6]/D  
    0:00:49    4699.1      0.00       0.0       0.0                          


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49    4699.1      0.00       0.0       0.0                          
    0:00:49    4699.1      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
1
#*************************************************************
#remove_attr cell_controller dont_touch
#recompile using incremental mapping, only gate-level optimization is done and the design is not taken back to GTECH
#**************************************************************
current_design $TOP_LEVEL
Current design is 'top'.
{top}
compile -incremental -map_effort high

Information: There are 8 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    4699.1      0.00       0.0       0.0                          
    0:00:03    4699.1      0.00       0.0       0.0                          
    0:00:03    4699.1      0.00       0.0       0.0                          
    0:00:04    4699.1      0.00       0.0       0.0                          
    0:00:04    4699.1      0.00       0.0       0.0                          
    0:00:04    4672.1      0.07       0.4       0.0                          
    0:00:04    4669.6      0.07       0.5       0.0                          
    0:00:04    4669.6      0.07       0.5       0.0                          
    0:00:04    4669.6      0.07       0.5       0.0                          
    0:00:04    4669.6      0.07       0.5       0.0                          
    0:00:04    4669.6      0.07       0.5       0.0                          
    0:00:04    4669.6      0.07       0.5       0.0                          
    0:00:04    4669.6      0.07       0.5       0.0                          
    0:00:04    4669.6      0.07       0.5       0.0                          
    0:00:05    4693.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    4693.7      0.00       0.0       0.0                          
    0:00:05    4693.7      0.00       0.0       0.0                          
    0:00:06    4693.7      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (min_capacitance)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    4693.7      0.00       0.0       0.0                          


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    4693.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    4693.7      0.00       0.0       0.0                          
    0:00:06    4693.7      0.00       0.0       0.0                          
    0:00:06    4691.2      0.01       0.0       0.0                          
    0:00:06    4691.2      0.01       0.0       0.0                          
    0:00:06    4691.2      0.01       0.0       0.0                          
    0:00:06    4691.2      0.01       0.0       0.0                          
    0:00:07    4691.5      0.00       0.0       0.0                          
    0:00:07    4672.8      0.06       0.5       0.0                          
    0:00:07    4672.8      0.06       0.5       0.0                          
    0:00:07    4672.8      0.06       0.5       0.0                          
    0:00:07    4672.8      0.06       0.5       0.0                          
    0:00:07    4672.8      0.06       0.5       0.0                          
    0:00:07    4672.8      0.06       0.5       0.0                          
    0:00:07    4687.9      0.00       0.0       0.0                          
    0:00:07    4676.8      0.01       0.1       0.0                          
    0:00:07    4676.0      0.01       0.1       0.0                          
    0:00:07    4676.0      0.01       0.1       0.0                          
    0:00:07    4676.0      0.01       0.1       0.0                          
    0:00:07    4676.0      0.01       0.1       0.0                          
    0:00:07    4676.0      0.01       0.1       0.0                          
    0:00:07    4676.0      0.01       0.1       0.0                          
    0:00:07    4686.1      0.00       0.0       0.0                          
    0:00:08    4691.2      0.00       0.0       0.0                          
    0:00:09    4678.6      0.00       0.0       0.0                          
    0:00:10    4670.6      0.00       0.0       0.0                          
    0:00:11    4662.7      0.00       0.0       0.0                          
    0:00:11    4660.6      0.00       0.0       0.0                          
    0:00:12    4658.0      0.00       0.0       0.0                          
    0:00:12    4656.6      0.00       0.0       0.0                          
    0:00:13    4655.2      0.00       0.0       0.0                          
    0:00:13    4655.2      0.00       0.0       0.0                          
    0:00:13    4655.2      0.00       0.0       0.0                          
    0:00:13    4640.8      0.03       0.4       0.0                          
    0:00:13    4640.8      0.03       0.4       0.0                          
    0:00:13    4640.8      0.03       0.4       0.0                          
    0:00:13    4640.8      0.03       0.4       0.0                          
    0:00:13    4640.8      0.03       0.4       0.0                          
    0:00:13    4640.8      0.03       0.4       0.0                          
    0:00:13    4650.5      0.00       0.0       0.0                          


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13    4650.5      0.00       0.0       0.0                          
    0:00:13    4650.5      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
1
compile_ultra -timing_high_effort_script
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 8 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/scc65nll_hs_lvt_tt_v1p2_25c_ccs.db.alib'
Loaded alib file './alib-52/scc65nll_hs_hvt_tt_v1p2_25c_ccs.db.alib'
Loaded alib file './alib-52/scc65nll_hs_rvt_tt_v1p2_25c_ccs.db.alib'
Information: Ungrouping 0 of 3 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
 Implement Synthetic for 'top'.
  Processing 'top_DW01_inc_1'
  Processing 'top_DW01_inc_0'
Memory usage for J1 task 666 Mbytes -- main task 666 Mbytes.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'mb/delay_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'C2/invToCache_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'C1/invToCache_reg' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38    4777.9      0.00       0.0       0.1                          
    0:00:38    4777.9      0.00       0.0       0.1                          
    0:00:38    4777.9      0.00       0.0       0.1                          
    0:00:39    4777.9      0.00       0.0       0.1                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40    4311.0      0.00       0.0       0.1                          


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40    4311.0      0.00       0.0       0.1                          
    0:00:40    4311.0      0.00       0.0       0.1                          
    0:00:40    4311.0      0.00       0.0       0.1                          
    0:00:40    4311.0      0.00       0.0       0.1                          
    0:00:40    4311.0      0.00       0.0       0.1                          
    0:00:40    4311.0      0.00       0.0       0.1                          
    0:00:40    4311.0      0.00       0.0       0.1                          
    0:00:40    4311.0      0.00       0.0       0.1                          
    0:00:40    4311.0      0.00       0.0       0.1                          
    0:00:41    4311.0      0.00       0.0       0.1                          
    0:00:41    4311.0      0.00       0.0       0.1                          

  Beginning Delay Optimization
  ----------------------------
    0:00:41    4311.0      0.00       0.0       0.1                          
    0:00:41    4311.0      0.00       0.0       0.1                          
    0:00:41    4311.0      0.00       0.0       0.1                          
    0:00:41    4311.0      0.00       0.0       0.1                          
    0:00:41    4311.0      0.00       0.0       0.1                          
    0:00:41    4311.0      0.00       0.0       0.1                          
    0:00:41    4311.0      0.00       0.0       0.1                          
    0:00:41    4311.0      0.00       0.0       0.1                          


  Beginning Design Rule Fixing  (min_capacitance)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41    4311.0      0.00       0.0       0.1                          
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:41    4299.8      0.00       0.0       0.0                          
    0:00:43    4297.7      0.00       0.0       0.0                          
    0:00:43    4297.7      0.00       0.0       0.0                          
    0:01:20    4297.7      0.00       0.0       0.0                          
    0:01:20    4297.7      0.00       0.0       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:20    4297.7      0.00       0.0       0.0                          
    0:01:21    4297.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:28    4297.7      0.00       0.0       0.0                          
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          
    0:01:29    4257.0      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
1
#*************************************************************
#compile -incr -only_design_rule
#define name rules and change the names in the design according to the rules
#*************************************************************
define_name_rules "IS_rule" -max_length "255" -allowed "a-zA-Z0-9_$"  -replacement_char "_" -type cell
1
define_name_rules "IS_rule" -max_length "255" -allowed "a-zA-Z0-9_$"  -replacement_char "_" -type net
1
define_name_rules "IS_rule" -max_length "255" -allowed "a-zA-Z0-9_$[]"  -replacement_char "_" -type port
1
change_names -rules "IS_rule" -hierarchy
1
#**************************************************************
# Generate Final Reports
#**************************************************************
#report_timing -max $TIMING_RPT_NUM > $TIMING_RPT
report_timing -tran -net -attr -nosplit > $TIMING_RPT
report_area -nosplit > $AREA_RPT
report_constraints -all_violators -verbose > $CONSTRAINT_VIOLATION
report_power > $POWER_RPT
#*************************************************************
write -hierarchy -format verilog -output $NETLIST_V
Writing verilog file '/net/dellr900a/export/zyyu01/SJC/caches/dual_core_cache/dc/netlist/top.v'.
1
write -format ddc -hierarchy -output ./netlist/$TOP_LEVEL.mapped.ddc
Writing ddc file './netlist/top.mapped.ddc'.
1
write_sdc -nosplit $SDC
1
write_sdf $SDF
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/net/dellr900a/export/zyyu01/SJC/caches/dual_core_cache/dc/netlist/top.sdf'. (WT-3)
1
#quit
exit

Memory usage for main task 666 Mbytes.
Memory usage for this session 666 Mbytes.
CPU usage for this session 240 seconds ( 0.07 hours ).

Thank you...
