<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICH_HCR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICH_HCR_EL2, Interrupt Controller Hyp Control Register</h1><p>The ICH_HCR_EL2 characteristics are:</p><h2>Purpose</h2>
          <p>Controls the environment for VMs.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The Virtualization registers functional group.</li><li>The GIC host interface control registers functional group.</li></ul><h2>Configuration</h2><p>AArch64 System register ICH_HCR_EL2
                is architecturally mapped to
              AArch32 System register <a href="AArch32-ich_hcr.html">ICH_HCR</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <h2>Attributes</h2>
          <p>ICH_HCR_EL2 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICH_HCR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5"><a href="#EOIcount">EOIcount</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#TDIR">TDIR</a></td><td class="lr" colspan="1"><a href="#TSEI">TSEI</a></td><td class="lr" colspan="1"><a href="#TALL1">TALL1</a></td><td class="lr" colspan="1"><a href="#TALL0">TALL0</a></td><td class="lr" colspan="1"><a href="#TC">TC</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#VGrp1DIE">VGrp1DIE</a></td><td class="lr" colspan="1"><a href="#VGrp1EIE">VGrp1EIE</a></td><td class="lr" colspan="1"><a href="#VGrp0DIE">VGrp0DIE</a></td><td class="lr" colspan="1"><a href="#VGrp0EIE">VGrp0EIE</a></td><td class="lr" colspan="1"><a href="#NPIE">NPIE</a></td><td class="lr" colspan="1"><a href="#LRENPIE">LRENPIE</a></td><td class="lr" colspan="1"><a href="#UIE">UIE</a></td><td class="lr" colspan="1"><a href="#En">En</a></td></tr></tbody></table><h4 id="EOIcount">EOIcount, bits [31:27]
                  </h4>
              <p>This field is incremented whenever a successful write to a virtual EOIR or DIR register would have resulted in a virtual interrupt deactivation.  That is either:</p>
            
              <ul>
                <li>
                  A virtual write to EOIR with a valid interrupt identifier that is not in the LPI range (i.e. &lt; 8192) when EOI mode is zero and no List Register was found.
                </li>
                <li>
                  A virtual write to DIR with a valid interrupt identifier that is not in the LPI range (i.e. &lt; 8192) when EOI mode is one and no List Register was found.
                </li>
              </ul>
            
              <p>This allows software to manage more active interrupts than there are implemented List Registers.</p>
            
              <p>It is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether a virtual write to EOIR that does not clear a bit in the Active Priorities registers (<a href="AArch64-ich_ap0rn_el2.html">ICH_AP0R&lt;n&gt;_EL2</a>/<a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n&gt;_EL2</a>) increments EOIcount. Permitted behaviors are:</p>
            
              <ul>
                <li>
                  Increment EOIcount.
                </li>
                <li>
                  Leave EOIcount unchanged.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [26:15]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TDIR">TDIR, bit [14]
              </h4>
              <p>Trap Non-secure EL1 writes to <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a> and <a href="AArch64-icv_dir_el1.html">ICV_DIR_EL1</a>.</p>
            <table class="valuetable"><tr><th>TDIR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-secure EL1 writes of <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a> and <a href="AArch64-icv_dir_el1.html">ICV_DIR_EL1</a> are not trapped to EL2, unless trapped by other mechanisms.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 writes of <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a> and <a href="AArch64-icv_dir_el1.html">ICV_DIR_EL1</a> are trapped to EL2.</p>
                </td></tr></table>
              <p>Support for this bit is <span class="arm-defined-word">OPTIONAL</span>, with support indicated by <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a>.</p>
            
              <p>If the implementation does not support this trap, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>ARM deprecates not including this trap bit.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="TSEI">TSEI, bit [13]
              </h4>
              <p>Trap all locally generated SEIs. This bit allows the hypervisor to intercept locally generated SEIs that would otherwise be taken at Non-secure EL1.</p>
            <table class="valuetable"><tr><th>TSEI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Locally generated SEIs do not cause a trap to EL2.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Locally generated SEIs trap to EL2.</p>
                </td></tr></table>
              <p>If <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a>.SEIS is 0, this bit is <span class="arm-defined-word">RES0</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="TALL1">TALL1, bit [12]
              </h4>
              <p>Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 1 interrupts to EL2.</p>
            <table class="valuetable"><tr><th>TALL1</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-Secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts proceed as normal.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts trap to EL2.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="TALL0">TALL0, bit [11]
              </h4>
              <p>Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 0 interrupts to EL2.</p>
            <table class="valuetable"><tr><th>TALL0</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-Secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts proceed as normal.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts trap to EL2.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="TC">TC, bit [10]
              </h4>
              <p>Trap all Non-secure EL1 accesses to System registers that are common to Group 0 and Group 1 to EL2.</p>
            <table class="valuetable"><tr><th>TC</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-secure EL1 accesses to common registers proceed as normal.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 accesses to common registers trap to EL2.</p>
                </td></tr></table>
              <p>This affects accesses to <a href="AArch64-icc_sgi0r_el1.html">ICC_SGI0R_EL1</a>, <a href="AArch64-icc_sgi1r_el1.html">ICC_SGI1R_EL1</a>, <a href="AArch64-icc_asgi1r_el1.html">ICC_ASGI1R_EL1</a>, <a href="AArch64-icc_ctlr_el1.html">ICC_CTLR_EL1</a>, <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a>, <a href="AArch64-icc_pmr_el1.html">ICC_PMR_EL1</a>, <a href="AArch64-icc_rpr_el1.html">ICC_RPR_EL1</a>, ICV_SGI0R_EL1, ICV_SGI1R_EL1, ICV_ASGI1R_EL1, <a href="AArch64-icv_ctlr_el1.html">ICV_CTLR_EL1</a>, <a href="AArch64-icv_dir_el1.html">ICV_DIR_EL1</a>, <a href="AArch64-icv_pmr_el1.html">ICV_PMR_EL1</a>, and <a href="AArch64-icv_rpr_el1.html">ICV_RPR_EL1</a>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [9:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="VGrp1DIE">VGrp1DIE, bit [7]
              </h4>
              <p>VM Group 1 Disabled Interrupt Enable. Enables the signaling of a maintenance interrupt while signaling of Group 1 interrupts from the virtual CPU interface to the connected vPE is disabled:</p>
            <table class="valuetable"><tr><th>VGrp1DIE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Maintenance interrupt disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Maintenance interrupt signaled when <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG1 is 0.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="VGrp1EIE">VGrp1EIE, bit [6]
              </h4>
              <p>VM Group 1 Enabled Interrupt Enable. Enables the signaling of a maintenance interrupt while signaling of Group 1 interrupts from the virtual CPU interface to the connected vPE is enabled:</p>
            <table class="valuetable"><tr><th>VGrp1EIE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Maintenance interrupt disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Maintenance interrupt signaled when <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG1 is 1.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="VGrp0DIE">VGrp0DIE, bit [5]
              </h4>
              <p>VM Group 0 Disabled Interrupt Enable. Enables the signaling of a maintenance interrupt while signaling of Group 0 interrupts from the virtual CPU interface to the connected vPE is disabled:</p>
            <table class="valuetable"><tr><th>VGrp0DIE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Maintenance interrupt disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Maintenance interrupt signaled when <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG0 is 0.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="VGrp0EIE">VGrp0EIE, bit [4]
              </h4>
              <p>VM Group 0 Enabled Interrupt Enable. Enables the signaling of a maintenance interrupt while signaling of Group 0 interrupts from the virtual CPU interface to the connected vPE is enabled:</p>
            <table class="valuetable"><tr><th>VGrp0EIE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Maintenance interrupt disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Maintenance interrupt signaled when <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG0 is 1.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="NPIE">NPIE, bit [3]
              </h4>
              <p>No Pending Interrupt Enable. Enables the signaling of a maintenance interrupt while no pending interrupts are present in the List registers:</p>
            <table class="valuetable"><tr><th>NPIE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Maintenance interrupt disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Maintenance interrupt signaled while the List registers contain no interrupts in the pending state.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="LRENPIE">LRENPIE, bit [2]
              </h4>
              <p>List Register Entry Not Present Interrupt Enable. Enables the signaling of a maintenance interrupt while the virtual CPU interface does not have a corresponding valid List register entry for an EOI request:</p>
            <table class="valuetable"><tr><th>LRENPIE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Maintenance interrupt disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Maintenance interrupt is asserted while the EOIcount field is not 0.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="UIE">UIE, bit [1]
              </h4>
              <p>Underflow Interrupt Enable. Enables the signaling of a maintenance interrupt when the List registers are empty, or hold only one valid entry:</p>
            <table class="valuetable"><tr><th>UIE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Maintenance interrupt disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Maintenance interrupt is asserted if none, or only one, of the List register entries is marked as a valid interrupt.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="En">En, bit [0]
              </h4>
              <p>Enable. Global enable bit for the virtual CPU interface:</p>
            <table class="valuetable"><tr><th>En</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Virtual CPU interface operation disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Virtual CPU interface operation enabled.</p>
                </td></tr></table>
              <p>When this field is set to 0:</p>
            
              <ul>
                <li>
                  The virtual CPU interface does not signal any maintenance interrupts.
                </li>
                <li>
                  The virtual CPU interface does not signal any virtual interrupts.
                </li>
                <li>
                  A read of <a href="AArch64-icv_iar0_el1.html">ICV_IAR0_EL1</a>, <a href="AArch64-icv_iar1_el1.html">ICV_IAR1_EL1</a>, <a href="ext-gicv_iar.html">GICV_IAR</a> or <a href="ext-gicv_aiar.html">GICV_AIAR</a> returns a spurious interrupt ID.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="access_mechanisms"><h2>Accessing the ICH_HCR_EL2</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>ICH_HCR_EL2</td><td>100</td><td>1100</td><td>1011</td><td>000</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="2">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.SRE==0, accesses to this register from EL2 are trapped to EL2.</p></li><li><p>If <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.SRE==0, accesses to this register from EL3 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
