<stg><name>C_IO_L2_in_boundary_x0</name>


<trans_list>

<trans id="333" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="2" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
<literal name="arb_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="3" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
<literal name="arb_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1181" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="intra_trans_en_2" val="1"/>
<literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="7" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
<literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_2" val="0"/>
</and_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="icmp_ln4925" val="1"/>
</and_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="icmp_ln4865" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="12" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="14" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1180" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="17" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1186" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="21" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="24" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1178" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="28" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="29" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="256" op_0_bw="32">
<![CDATA[
:0 %data_split_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="256" op_0_bw="32">
<![CDATA[
:1 %data_split_V_1_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_21"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="32">
<![CDATA[
:2 %data_split_V_1_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_22"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="32">
<![CDATA[
:3 %data_split_V_1_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_23"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_7_x0136, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x024, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_7_x0136, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x024, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:8 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="512" op_0_bw="64">
<![CDATA[
:9 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln4831 = br void

]]></Node>
<StgValue><ssdm name="br_ln4831"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i3 0, void, i3 %add_ln691, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en = phi i1 0, void, i1 1, void

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691 = add i3 %c0_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890 = icmp_eq  i3 %c0_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln4831 = br i1 %icmp_ln890, void %.split52, void %.preheader55.preheader

]]></Node>
<StgValue><ssdm name="br_ln4831"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:0 %specloopname_ln4831 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1319

]]></Node>
<StgValue><ssdm name="specloopname_ln4831"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.split52:1 %br_ln4832 = br void

]]></Node>
<StgValue><ssdm name="br_ln4832"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="256" op_0_bw="32">
<![CDATA[
.preheader55.preheader:0 %data_split_V_1_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_24"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="256" op_0_bw="32">
<![CDATA[
.preheader55.preheader:1 %data_split_V_1_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_25"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.preheader:2 %br_ln4969 = br void %.preheader55

]]></Node>
<StgValue><ssdm name="br_ln4969"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i3 0, void %.split52, i3 %add_ln691_1162, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en_2 = phi i1 %intra_trans_en, void %.split52, i1 1, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="intra_trans_en_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %arb_2 = phi i1 0, void %.split52, i1 %arb, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="arb_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln691_1162 = add i3 %c1_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1162"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln890_1177 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890_1177"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln4832 = br i1 %icmp_ln890_1177, void %.split50, void

]]></Node>
<StgValue><ssdm name="br_ln4832"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split50:0 %specloopname_ln4832 = specloopname void @_ssdm_op_SpecLoopName, void @empty_244

]]></Node>
<StgValue><ssdm name="specloopname_ln4832"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split50:1 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split50:2 %add_i_i720_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i720_cast"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split50:3 %icmp_ln886 = icmp_ult  i6 %add_i_i720_cast, i6 7

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split50:4 %br_ln4836 = br i1 %arb_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln4836"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
<literal name="arb_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln4840 = br i1 %icmp_ln886, void %.preheader10.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4840"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
<literal name="arb_2" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0 %br_ln4853 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln4853"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
<literal name="arb_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln4900 = br i1 %icmp_ln886, void %.preheader7.preheader, void %.loopexit1055

]]></Node>
<StgValue><ssdm name="br_ln4900"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="0"/>
<literal name="arb_2" val="1"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln4913 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln4913"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10:0 %c4_V_16 = phi i4 %add_ln691_1159, void, i4 0, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="c4_V_16"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:1 %add_ln691_1159 = add i4 %c4_V_16, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1159"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="4">
<![CDATA[
.preheader10:2 %trunc_ln4853 = trunc i4 %c4_V_16

]]></Node>
<StgValue><ssdm name="trunc_ln4853"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader10:3 %tmp_394_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln4853, i4 0

]]></Node>
<StgValue><ssdm name="tmp_394_cast"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:4 %icmp_ln890_1181 = icmp_eq  i4 %c4_V_16, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1181"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:6 %br_ln4844 = br i1 %icmp_ln890_1181, void %.split35, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4844"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:0 %specloopname_ln4844 = specloopname void @_ssdm_op_SpecLoopName, void @empty_844

]]></Node>
<StgValue><ssdm name="specloopname_ln4844"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.split35:1 %br_ln4846 = br void

]]></Node>
<StgValue><ssdm name="br_ln4846"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1181" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln4864 = br i1 %intra_trans_en_2, void %.loopexit1130, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln4864"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1181" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln4865 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln4865"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_68 = phi i5 %add_ln691_1160, void %.split33, i5 0, void %.split35

]]></Node>
<StgValue><ssdm name="c5_V_68"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1160 = add i5 %c5_V_68, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1160"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln4853 = zext i5 %c5_V_68

]]></Node>
<StgValue><ssdm name="zext_ln4853"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln4853 = add i7 %tmp_394_cast, i7 %zext_ln4853

]]></Node>
<StgValue><ssdm name="add_ln4853"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln4853_1 = zext i7 %add_ln4853

]]></Node>
<StgValue><ssdm name="zext_ln4853_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln4853_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1184 = icmp_eq  i5 %c5_V_68, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1184"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln4846 = br i1 %icmp_ln890_1184, void %.split33, void

]]></Node>
<StgValue><ssdm name="br_ln4846"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:0 %specloopname_ln4846 = specloopname void @_ssdm_op_SpecLoopName, void @empty_882

]]></Node>
<StgValue><ssdm name="specloopname_ln4846"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split33:1 %tmp_346 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x024

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split33:2 %store_ln4853 = store i512 %tmp_346, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln4853"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.split33:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader8:0 %c2_V_88 = phi i8 %c2_V_91, void, i8 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c2_V_88"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader8:1 %c2_V_91 = add i8 %c2_V_88, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_91"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader8:2 %icmp_ln4865 = icmp_eq  i8 %c2_V_88, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln4865"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4 %br_ln4865 = br i1 %icmp_ln4865, void %.split47, void %.loopexit1130.loopexit48

]]></Node>
<StgValue><ssdm name="br_ln4865"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="intra_trans_en_2" val="1"/>
<literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln4865 = specloopname void @_ssdm_op_SpecLoopName, void @empty_253

]]></Node>
<StgValue><ssdm name="specloopname_ln4865"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="intra_trans_en_2" val="1"/>
<literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.split47:1 %br_ln4871 = br void

]]></Node>
<StgValue><ssdm name="br_ln4871"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="intra_trans_en_2" val="1"/>
<literal name="icmp_ln4865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1130.loopexit48:0 %br_ln0 = br void %.loopexit1130

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:0 %c2_V_87 = phi i8 %c2_V_90, void, i8 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c2_V_87"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1 %c2_V_90 = add i8 %c2_V_87, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_90"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2 %icmp_ln4925 = icmp_eq  i8 %c2_V_87, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln4925"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln4925 = br i1 %icmp_ln4925, void %.split30, void %.loopexit1130.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4925"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
<literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:0 %specloopname_ln4925 = specloopname void @_ssdm_op_SpecLoopName, void @empty_883

]]></Node>
<StgValue><ssdm name="specloopname_ln4925"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
<literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.split30:1 %br_ln4931 = br void

]]></Node>
<StgValue><ssdm name="br_ln4931"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
<literal name="icmp_ln4925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1130.loopexit:0 %br_ln0 = br void %.loopexit1130

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_2" val="0"/>
</and_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="icmp_ln4925" val="1"/>
</and_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="icmp_ln4865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1130:0 %arb = xor i1 %arb_2, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_2" val="0"/>
</and_exp><and_exp><literal name="arb_2" val="1"/>
<literal name="icmp_ln4925" val="1"/>
</and_exp><and_exp><literal name="arb_2" val="0"/>
<literal name="icmp_ln4865" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1130:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_70 = phi i2 0, void %.split47, i2 %add_ln691_1168, void

]]></Node>
<StgValue><ssdm name="c5_V_70"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_1168 = add i2 %c5_V_70, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1168"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_1187 = icmp_eq  i2 %c5_V_70, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1187"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4871 = br i1 %icmp_ln890_1187, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln4871"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln4871 = specloopname void @_ssdm_op_SpecLoopName, void @empty_885

]]></Node>
<StgValue><ssdm name="specloopname_ln4871"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.split45:1 %br_ln4872 = br void

]]></Node>
<StgValue><ssdm name="br_ln4872"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_130 = phi i6 0, void %.split45, i6 %add_ln691_1170, void

]]></Node>
<StgValue><ssdm name="c6_V_130"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1170 = add i6 %c6_V_130, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1170"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1189 = icmp_eq  i6 %c6_V_130, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1189"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4872 = br i1 %icmp_ln890_1189, void %.split43, void

]]></Node>
<StgValue><ssdm name="br_ln4872"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln4872 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1285

]]></Node>
<StgValue><ssdm name="specloopname_ln4872"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split43:1 %div_i_i4 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_130, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i4"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="6">
<![CDATA[
.split43:2 %empty = trunc i6 %c6_V_130

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.split43:3 %br_ln4874 = br void

]]></Node>
<StgValue><ssdm name="br_ln4874"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_68 = phi i4 0, void %.split43, i4 %add_ln691_1172, void

]]></Node>
<StgValue><ssdm name="c7_V_68"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1172 = add i4 %c7_V_68, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1172"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_68, i4 %div_i_i4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
:3 %tmp_396_cast = zext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_396_cast"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %local_C_ping_V_addr_4 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_4"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln890_1191 = icmp_eq  i4 %c7_V_68, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1191"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln4874 = br i1 %icmp_ln890_1191, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln4874"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="7">
<![CDATA[
.split41:1 %in_data_V_12 = load i7 %local_C_ping_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_12"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln4874 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1286

]]></Node>
<StgValue><ssdm name="specloopname_ln4874"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="7">
<![CDATA[
.split41:1 %in_data_V_12 = load i7 %local_C_ping_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_12"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.split41:2 %br_ln4876 = br void

]]></Node>
<StgValue><ssdm name="br_ln4876"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_4 = phi i5 0, void %.split41, i5 %add_ln691_1175, void

]]></Node>
<StgValue><ssdm name="c8_V_4"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1175 = add i5 %c8_V_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1175"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1193 = icmp_eq  i5 %c8_V_4, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1193"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4876 = br i1 %icmp_ln890_1193, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln4876"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln4876 = specloopname void @_ssdm_op_SpecLoopName, void @empty_926

]]></Node>
<StgValue><ssdm name="specloopname_ln4876"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.split39:1 %br_ln4883 = br void

]]></Node>
<StgValue><ssdm name="br_ln4883"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V_4 = phi i2 0, void %.split39, i2 %add_ln691_1176, void %.split37

]]></Node>
<StgValue><ssdm name="n_V_4"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %in_data_V_12, void %.split39, i512 %zext_ln1497_4, void %.split37

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1176 = add i2 %n_V_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1176"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878_5 = icmp_eq  i2 %n_V_4, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln4883 = br i1 %icmp_ln878_5, void %.split37, void

]]></Node>
<StgValue><ssdm name="br_ln4883"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="256" op_0_bw="256">
<![CDATA[
.split37:0 %data_split_V_1_load_2 = load i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_load_2"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="256" op_0_bw="256">
<![CDATA[
.split37:1 %data_split_V_1_21_load_1 = load i256 %data_split_V_1_21

]]></Node>
<StgValue><ssdm name="data_split_V_1_21_load_1"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1267

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="512">
<![CDATA[
.split37:3 %data_split_V_0 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="2">
<![CDATA[
.split37:4 %trunc_ln4884 = trunc i2 %n_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln4884"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split37:5 %data_split_V_1_33 = select i1 %trunc_ln4884, i256 %data_split_V_0, i256 %data_split_V_1_21_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_33"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split37:6 %data_split_V_1_34 = select i1 %trunc_ln4884, i256 %data_split_V_1_load_2, i256 %data_split_V_0

]]></Node>
<StgValue><ssdm name="data_split_V_1_34"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split37:7 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="512" op_0_bw="256">
<![CDATA[
.split37:8 %zext_ln1497_4 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_4"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split37:9 %store_ln4884 = store i256 %data_split_V_1_33, i256 %data_split_V_1_21

]]></Node>
<StgValue><ssdm name="store_ln4884"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split37:10 %store_ln4884 = store i256 %data_split_V_1_34, i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="store_ln4884"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.split37:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="256">
<![CDATA[
:0 %data_split_V_1_load = load i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_load"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="256" op_0_bw="256">
<![CDATA[
:1 %data_split_V_1_21_load = load i256 %data_split_V_1_21

]]></Node>
<StgValue><ssdm name="data_split_V_1_21_load"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %select_ln4888 = select i1 %empty, i256 %data_split_V_1_21_load, i256 %data_split_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln4888"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V = phi i4 %add_ln691_1157, void, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1 %add_ln691_1157 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1157"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="4">
<![CDATA[
.preheader7:2 %trunc_ln4913 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln4913"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader7:3 %tmp_393_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln4913, i4 0

]]></Node>
<StgValue><ssdm name="tmp_393_cast"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4 %icmp_ln890_1180 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1180"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6 %br_ln4904 = br i1 %icmp_ln890_1180, void %.split18, void %.loopexit1055.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4904"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln4904 = specloopname void @_ssdm_op_SpecLoopName, void @empty_946

]]></Node>
<StgValue><ssdm name="specloopname_ln4904"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.split18:1 %br_ln4906 = br void

]]></Node>
<StgValue><ssdm name="br_ln4906"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1055.loopexit:0 %br_ln0 = br void %.loopexit1055

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1180" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1055:0 %br_ln4924 = br i1 %intra_trans_en_2, void %.loopexit1130, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln4924"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_2" val="1"/>
<literal name="icmp_ln890_1180" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="intra_trans_en_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln4925 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln4925"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_67 = phi i5 %add_ln691_1158, void %.split16, i5 0, void %.split18

]]></Node>
<StgValue><ssdm name="c5_V_67"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1158 = add i5 %c5_V_67, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1158"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln4913 = zext i5 %c5_V_67

]]></Node>
<StgValue><ssdm name="zext_ln4913"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln4913 = add i7 %tmp_393_cast, i7 %zext_ln4913

]]></Node>
<StgValue><ssdm name="add_ln4913"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln4913_1 = zext i7 %add_ln4913

]]></Node>
<StgValue><ssdm name="zext_ln4913_1"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_3 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln4913_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1183 = icmp_eq  i5 %c5_V_67, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1183"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln4906 = br i1 %icmp_ln890_1183, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln4906"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln4906 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1445

]]></Node>
<StgValue><ssdm name="specloopname_ln4906"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:1 %tmp_347 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x024

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split16:2 %store_ln4913 = store i512 %tmp_347, i7 %local_C_ping_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln4913"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.split16:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_69 = phi i2 0, void %.split30, i2 %add_ln691_1167, void

]]></Node>
<StgValue><ssdm name="c5_V_69"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_1167 = add i2 %c5_V_69, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1167"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_1186 = icmp_eq  i2 %c5_V_69, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1186"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4931 = br i1 %icmp_ln890_1186, void %.split28, void

]]></Node>
<StgValue><ssdm name="br_ln4931"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:0 %specloopname_ln4931 = specloopname void @_ssdm_op_SpecLoopName, void @empty_884

]]></Node>
<StgValue><ssdm name="specloopname_ln4931"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
.split28:1 %br_ln4932 = br void

]]></Node>
<StgValue><ssdm name="br_ln4932"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_129 = phi i6 0, void %.split28, i6 %add_ln691_1169, void

]]></Node>
<StgValue><ssdm name="c6_V_129"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1169 = add i6 %c6_V_129, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1169"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1188 = icmp_eq  i6 %c6_V_129, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1188"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4932 = br i1 %icmp_ln890_1188, void %.split26, void

]]></Node>
<StgValue><ssdm name="br_ln4932"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:0 %specloopname_ln4932 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1320

]]></Node>
<StgValue><ssdm name="specloopname_ln4932"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split26:1 %div_i_i3 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_129, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i3"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="6">
<![CDATA[
.split26:2 %empty_3027 = trunc i6 %c6_V_129

]]></Node>
<StgValue><ssdm name="empty_3027"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.split26:3 %br_ln4934 = br void

]]></Node>
<StgValue><ssdm name="br_ln4934"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_67 = phi i4 0, void %.split26, i4 %add_ln691_1171, void

]]></Node>
<StgValue><ssdm name="c7_V_67"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1171 = add i4 %c7_V_67, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1171"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_67, i4 %div_i_i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="8">
<![CDATA[
:3 %tmp_cast = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %local_C_pong_V_addr_2 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_cast

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_2"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln890_1190 = icmp_eq  i4 %c7_V_67, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1190"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln4934 = br i1 %icmp_ln890_1190, void %.split24, void

]]></Node>
<StgValue><ssdm name="br_ln4934"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="512" op_0_bw="7">
<![CDATA[
.split24:1 %in_data_V_11 = load i7 %local_C_pong_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_11"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln4934 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1446

]]></Node>
<StgValue><ssdm name="specloopname_ln4934"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="512" op_0_bw="7">
<![CDATA[
.split24:1 %in_data_V_11 = load i7 %local_C_pong_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_11"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.split24:2 %br_ln4936 = br void

]]></Node>
<StgValue><ssdm name="br_ln4936"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_3 = phi i5 0, void %.split24, i5 %add_ln691_1173, void

]]></Node>
<StgValue><ssdm name="c8_V_3"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1173 = add i5 %c8_V_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1173"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1192 = icmp_eq  i5 %c8_V_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1192"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4936 = br i1 %icmp_ln890_1192, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln4936"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln4936 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1523

]]></Node>
<StgValue><ssdm name="specloopname_ln4936"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.split22:1 %br_ln4943 = br void

]]></Node>
<StgValue><ssdm name="br_ln4943"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V_3 = phi i2 0, void %.split22, i2 %add_ln691_1174, void %.split20

]]></Node>
<StgValue><ssdm name="n_V_3"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_7 = phi i512 %in_data_V_11, void %.split22, i512 %zext_ln1497_3, void %.split20

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1174 = add i2 %n_V_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1174"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878_4 = icmp_eq  i2 %n_V_3, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="245" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln4943 = br i1 %icmp_ln878_4, void %.split20, void

]]></Node>
<StgValue><ssdm name="br_ln4943"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="256" op_0_bw="256">
<![CDATA[
.split20:0 %data_split_V_1_22_load_1 = load i256 %data_split_V_1_22

]]></Node>
<StgValue><ssdm name="data_split_V_1_22_load_1"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="256" op_0_bw="256">
<![CDATA[
.split20:1 %data_split_V_1_23_load_1 = load i256 %data_split_V_1_23

]]></Node>
<StgValue><ssdm name="data_split_V_1_23_load_1"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_945

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="256" op_0_bw="512">
<![CDATA[
.split20:3 %data_split_V_0_67 = trunc i512 %p_Val2_7

]]></Node>
<StgValue><ssdm name="data_split_V_0_67"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="2">
<![CDATA[
.split20:4 %trunc_ln4944 = trunc i2 %n_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln4944"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split20:5 %data_split_V_1_30 = select i1 %trunc_ln4944, i256 %data_split_V_0_67, i256 %data_split_V_1_23_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_30"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split20:6 %data_split_V_1_31 = select i1 %trunc_ln4944, i256 %data_split_V_1_22_load_1, i256 %data_split_V_0_67

]]></Node>
<StgValue><ssdm name="data_split_V_1_31"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:7 %r_7 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_7, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_7"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="512" op_0_bw="256">
<![CDATA[
.split20:8 %zext_ln1497_3 = zext i256 %r_7

]]></Node>
<StgValue><ssdm name="zext_ln1497_3"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split20:9 %store_ln4944 = store i256 %data_split_V_1_30, i256 %data_split_V_1_23

]]></Node>
<StgValue><ssdm name="store_ln4944"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split20:10 %store_ln4944 = store i256 %data_split_V_1_31, i256 %data_split_V_1_22

]]></Node>
<StgValue><ssdm name="store_ln4944"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
.split20:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="1"/>
<literal name="empty_3027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="256" op_0_bw="256">
<![CDATA[
:0 %data_split_V_1_22_load = load i256 %data_split_V_1_22

]]></Node>
<StgValue><ssdm name="data_split_V_1_22_load"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="1"/>
<literal name="empty_3027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="256" op_0_bw="256">
<![CDATA[
:1 %data_split_V_1_23_load = load i256 %data_split_V_1_23

]]></Node>
<StgValue><ssdm name="data_split_V_1_23_load"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %select_ln4948 = select i1 %empty_3027, i256 %data_split_V_1_23_load, i256 %data_split_V_1_22_load

]]></Node>
<StgValue><ssdm name="select_ln4948"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="263" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader55:0 %c2_V = phi i8 %c2_V_89, void, i8 0, void %.preheader55.preheader

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader55:1 %c2_V_89 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_89"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader55:2 %icmp_ln4969 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln4969"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:4 %br_ln4969 = br i1 %icmp_ln4969, void %.split13, void %.loopexit1126

]]></Node>
<StgValue><ssdm name="br_ln4969"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln4969 = specloopname void @_ssdm_op_SpecLoopName, void @empty_948

]]></Node>
<StgValue><ssdm name="specloopname_ln4969"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
.split13:1 %br_ln4975 = br void

]]></Node>
<StgValue><ssdm name="br_ln4975"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0">
<![CDATA[
.loopexit1126:0 %ret_ln5039 = ret

]]></Node>
<StgValue><ssdm name="ret_ln5039"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i2 0, void %.split13, i2 %add_ln691_1155, void

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_1155 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1155"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_1178 = icmp_eq  i2 %c5_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1178"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4975 = br i1 %icmp_ln890_1178, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln4975"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln4975 = specloopname void @_ssdm_op_SpecLoopName, void @empty_949

]]></Node>
<StgValue><ssdm name="specloopname_ln4975"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.split11:1 %br_ln4976 = br void

]]></Node>
<StgValue><ssdm name="br_ln4976"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V = phi i6 0, void %.split11, i6 %add_ln691_1156, void

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1156 = add i6 %c6_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1156"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1179 = icmp_eq  i6 %c6_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1179"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4976 = br i1 %icmp_ln890_1179, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln4976"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln4976 = specloopname void @_ssdm_op_SpecLoopName, void @empty_990

]]></Node>
<StgValue><ssdm name="specloopname_ln4976"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:1 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="6">
<![CDATA[
.split9:2 %empty_3028 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_3028"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.split9:3 %br_ln4978 = br void

]]></Node>
<StgValue><ssdm name="br_ln4978"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 0, void %.split9, i4 %add_ln691_1161, void

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1161 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1161"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="8">
<![CDATA[
:3 %tmp_395_cast = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_395_cast"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_395_cast

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln890_1182 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1182"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln4978 = br i1 %icmp_ln890_1182, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln4978"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="512" op_0_bw="7">
<![CDATA[
.split7:1 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="299" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln4978 = specloopname void @_ssdm_op_SpecLoopName, void @empty_958

]]></Node>
<StgValue><ssdm name="specloopname_ln4978"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="512" op_0_bw="7">
<![CDATA[
.split7:1 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="301" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.split7:2 %br_ln4980 = br void

]]></Node>
<StgValue><ssdm name="br_ln4980"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i5 0, void %.split7, i5 %add_ln691_1163, void

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1163 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1163"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1185 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1185"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="306" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4980 = br i1 %icmp_ln890_1185, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln4980"/></StgValue>
</operation>

<operation id="307" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:0 %specloopname_ln4980 = specloopname void @_ssdm_op_SpecLoopName, void @empty_995

]]></Node>
<StgValue><ssdm name="specloopname_ln4980"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
.split5:1 %br_ln4987 = br void

]]></Node>
<StgValue><ssdm name="br_ln4987"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="310" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i2 0, void %.split5, i2 %add_ln691_1164, void %.split

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_8 = phi i512 %in_data_V, void %.split5, i512 %zext_ln1497, void %.split

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1164 = add i2 %n_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1164"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln4987 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln4987"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="256" op_0_bw="256">
<![CDATA[
.split:0 %data_split_V_1_24_load_1 = load i256 %data_split_V_1_24

]]></Node>
<StgValue><ssdm name="data_split_V_1_24_load_1"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="256" op_0_bw="256">
<![CDATA[
.split:1 %data_split_V_1_25_load_1 = load i256 %data_split_V_1_25

]]></Node>
<StgValue><ssdm name="data_split_V_1_25_load_1"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1448

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="256" op_0_bw="512">
<![CDATA[
.split:3 %data_split_V_0_68 = trunc i512 %p_Val2_8

]]></Node>
<StgValue><ssdm name="data_split_V_0_68"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="2">
<![CDATA[
.split:4 %trunc_ln4988 = trunc i2 %n_V

]]></Node>
<StgValue><ssdm name="trunc_ln4988"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split:5 %data_split_V_1_27 = select i1 %trunc_ln4988, i256 %data_split_V_0_68, i256 %data_split_V_1_25_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_27"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split:6 %data_split_V_1_28 = select i1 %trunc_ln4988, i256 %data_split_V_1_24_load_1, i256 %data_split_V_0_68

]]></Node>
<StgValue><ssdm name="data_split_V_1_28"/></StgValue>
</operation>

<operation id="323" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:7 %r_8 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_8, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_8"/></StgValue>
</operation>

<operation id="324" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="512" op_0_bw="256">
<![CDATA[
.split:8 %zext_ln1497 = zext i256 %r_8

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:9 %store_ln4988 = store i256 %data_split_V_1_27, i256 %data_split_V_1_25

]]></Node>
<StgValue><ssdm name="store_ln4988"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:10 %store_ln4988 = store i256 %data_split_V_1_28, i256 %data_split_V_1_24

]]></Node>
<StgValue><ssdm name="store_ln4988"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
<literal name="empty_3028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="256" op_0_bw="256">
<![CDATA[
:0 %data_split_V_1_24_load = load i256 %data_split_V_1_24

]]></Node>
<StgValue><ssdm name="data_split_V_1_24_load"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
<literal name="empty_3028" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="256" op_0_bw="256">
<![CDATA[
:1 %data_split_V_1_25_load = load i256 %data_split_V_1_25

]]></Node>
<StgValue><ssdm name="data_split_V_1_25_load"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %select_ln4992 = select i1 %empty_3028, i256 %data_split_V_1_25_load, i256 %data_split_V_1_24_load

]]></Node>
<StgValue><ssdm name="select_ln4992"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
