Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Feb 17 02:34:21 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 2.939ns (41.937%)  route 4.069ns (58.063%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     1.230 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.269    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_23
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.528    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_23
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.787    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_23
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.007 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.046    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_23
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.266 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.305    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_23
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.525 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.564    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_23
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.784 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.823    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_23
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     2.943 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[12]
                         net (fo=1, routed)           0.817     3.760    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_87
    SLICE_X18Y116        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     3.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_57/O
                         net (fo=6, routed)           0.610     4.549    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[12]
    SLICE_X29Y101        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_33__0/O
                         net (fo=16, routed)          2.369     7.089    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[12]
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.284     9.723    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 3.013ns (43.541%)  route 3.907ns (56.459%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X2Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16_n_35
    RAMB36_X2Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17_n_35
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18_n_35
    RAMB36_X2Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19_n_35
    RAMB36_X2Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20_n_35
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21_n_35
    RAMB36_X2Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22_n_35
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23/DOUTADOUT[0]
                         net (fo=1, routed)           0.608     3.622    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23_n_99
    SLICE_X18Y115        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.771 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, routed)           0.813     4.584    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
    SLICE_X29Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     4.760 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45__0/O
                         net (fo=16, routed)          2.241     7.001    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[0]
    RAMB36_X5Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.308     9.699    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.013ns (44.129%)  route 3.815ns (55.871%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X2Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16_n_35
    RAMB36_X2Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17_n_35
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18_n_35
    RAMB36_X2Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19_n_35
    RAMB36_X2Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20_n_35
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21_n_35
    RAMB36_X2Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22_n_35
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23/DOUTADOUT[0]
                         net (fo=1, routed)           0.608     3.622    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23_n_99
    SLICE_X18Y115        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.771 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, routed)           0.813     4.584    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
    SLICE_X29Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     4.760 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45__0/O
                         net (fo=16, routed)          2.148     6.909    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[0]
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.308     9.699    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 2.939ns (42.922%)  route 3.908ns (57.078%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     1.230 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.269    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_23
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.528    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_23
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.787    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_23
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.007 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.046    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_23
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.266 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.305    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_23
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.525 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.564    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_23
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.784 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.823    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_23
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     2.943 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[12]
                         net (fo=1, routed)           0.817     3.760    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_87
    SLICE_X18Y116        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     3.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_57/O
                         net (fo=6, routed)           0.610     4.549    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[12]
    SLICE_X29Y101        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_33__0/O
                         net (fo=16, routed)          2.209     6.928    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[12]
    RAMB36_X5Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.284     9.723    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 3.013ns (44.347%)  route 3.781ns (55.653%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X2Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16_n_35
    RAMB36_X2Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17_n_35
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18/CASDOUTA[0]
                         net (fo=1, routed)           0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18_n_35
    RAMB36_X2Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19_n_35
    RAMB36_X2Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20_n_35
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21_n_35
    RAMB36_X2Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22/CASDOUTA[0]
                         net (fo=1, routed)           0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22_n_35
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23/DOUTADOUT[0]
                         net (fo=1, routed)           0.608     3.622    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23_n_99
    SLICE_X18Y115        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.771 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, routed)           0.813     4.584    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
    SLICE_X29Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     4.760 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45__0/O
                         net (fo=16, routed)          2.115     6.875    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[0]
    RAMB36_X5Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.308     9.699    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.891ns (42.736%)  route 3.874ns (57.264%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[10])
                                                      1.135     1.216 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[10]
                         net (fo=1, routed)           0.038     1.254    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_25
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     1.474 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[10]
                         net (fo=1, routed)           0.038     1.512    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_25
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     1.732 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[10]
                         net (fo=1, routed)           0.038     1.770    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_25
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     1.990 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[10]
                         net (fo=1, routed)           0.038     2.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_25
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     2.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[10]
                         net (fo=1, routed)           0.038     2.286    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_25
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     2.506 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[10]
                         net (fo=1, routed)           0.038     2.544    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_25
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.220     2.764 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[10]
                         net (fo=1, routed)           0.038     2.802    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_25
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_DOUTADOUT[10])
                                                      0.120     2.922 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[10]
                         net (fo=1, routed)           0.644     3.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_89
    SLICE_X18Y116        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.744 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_59/O
                         net (fo=6, routed)           0.868     4.612    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[10]
    SLICE_X29Y101        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     4.750 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_35__0/O
                         net (fo=16, routed)          2.096     6.846    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[10]
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.263     9.744    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 2.939ns (43.602%)  route 3.802ns (56.398%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     1.230 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.269    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_23
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.528    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_23
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.787    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_23
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.007 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.046    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_23
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.266 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.305    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_23
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.525 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.564    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_23
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.784 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.823    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_23
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     2.943 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[12]
                         net (fo=1, routed)           0.817     3.760    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_87
    SLICE_X18Y116        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     3.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_57/O
                         net (fo=6, routed)           0.610     4.549    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[12]
    SLICE_X29Y101        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_33__0/O
                         net (fo=16, routed)          2.102     6.822    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[12]
    RAMB36_X5Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.284     9.723    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_13
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 2.939ns (43.770%)  route 3.776ns (56.230%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[12])
                                                      1.149     1.230 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.269    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_23
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.489 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.528    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_23
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     1.748 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[12]
                         net (fo=1, routed)           0.039     1.787    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_23
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.007 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.046    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_23
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.266 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.305    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_23
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.525 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.564    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_23
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_CASDOUTA[12])
                                                      0.220     2.784 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[12]
                         net (fo=1, routed)           0.039     2.823    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_23
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[12]_DOUTADOUT[12])
                                                      0.120     2.943 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[12]
                         net (fo=1, routed)           0.817     3.760    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_87
    SLICE_X18Y116        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     3.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_57/O
                         net (fo=6, routed)           0.610     4.549    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[12]
    SLICE_X29Y101        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_33__0/O
                         net (fo=16, routed)          2.076     6.796    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[12]
    RAMB36_X5Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.284     9.723    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.729ns (40.695%)  route 3.977ns (59.305%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[4])
                                                      1.168     1.249 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CASDOUTA[4]
                         net (fo=1, routed)           0.031     1.280    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_n_31
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     1.500 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CASDOUTA[4]
                         net (fo=1, routed)           0.031     1.531    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1_n_31
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     1.751 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2/CASDOUTA[4]
                         net (fo=1, routed)           0.031     1.782    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_2_n_31
    RAMB36_X0Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     2.002 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3/CASDOUTA[4]
                         net (fo=1, routed)           0.031     2.033    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_3_n_31
    RAMB36_X0Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     2.253 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4/CASDOUTA[4]
                         net (fo=1, routed)           0.031     2.284    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_4_n_31
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     2.504 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5/CASDOUTA[4]
                         net (fo=1, routed)           0.031     2.535    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_5_n_31
    RAMB36_X0Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_CASDOUTA[4])
                                                      0.220     2.755 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6/CASDOUTA[4]
                         net (fo=1, routed)           0.031     2.786    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_6_n_31
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[4]_DOUTADOUT[4])
                                                      0.120     2.906 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7/DOUTADOUT[4]
                         net (fo=1, routed)           0.802     3.708    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_7_n_95
    SLICE_X18Y115        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     3.747 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_65/O
                         net (fo=6, routed)           0.824     4.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[4]
    SLICE_X29Y101        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     4.653 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_41__0/O
                         net (fo=16, routed)          2.134     6.787    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[4]
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X4Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[4])
                                                     -0.283     9.724    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 2.852ns (42.587%)  route 3.845ns (57.413%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
    RAMB36_X2Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_16_n_32
    RAMB36_X2Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_17_n_32
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_18_n_32
    RAMB36_X2Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_19_n_32
    RAMB36_X2Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_20_n_32
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_21_n_32
    RAMB36_X2Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_22_n_32
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23/DOUTADOUT[3]
                         net (fo=1, routed)           0.638     3.606    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_23_n_96
    SLICE_X18Y118        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     3.668 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_66/O
                         net (fo=6, routed)           0.622     4.290    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[3]
    SLICE_X29Y101        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.459 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_42__0/O
                         net (fo=16, routed)          2.318     6.778    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8_2[3]
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB36_X5Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[3])
                                                     -0.289     9.718    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  2.940    




