; SMT-LIBv2 description generated by Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-module cpu_wb_dmem_master
(declare-sort |cpu_wb_dmem_master_s| 0)
(declare-fun |cpu_wb_dmem_master_is| (|cpu_wb_dmem_master_s|) Bool)
; yosys-smt2-anyinit cpu_wb_dmem_master#0 1 cpu_wb_dmem_master.sv:33.13-62.6
; yosys-smt2-witness {"offset": 0, "path": ["\\cmd_we_q"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |cpu_wb_dmem_master#0| (|cpu_wb_dmem_master_s|) (_ BitVec 1)) ; \cmd_we_q
; yosys-smt2-register cmd_we_q 1
; yosys-smt2-wire cmd_we_q 1
(define-fun |cpu_wb_dmem_master_n cmd_we_q| ((state |cpu_wb_dmem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_dmem_master#0| state)) #b1))
; yosys-smt2-anyinit cpu_wb_dmem_master#1 32 cpu_wb_dmem_master.sv:33.13-62.6
; yosys-smt2-witness {"offset": 0, "path": ["\\cmd_wdata_q"], "smtname": 1, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |cpu_wb_dmem_master#1| (|cpu_wb_dmem_master_s|) (_ BitVec 32)) ; \cmd_wdata_q
; yosys-smt2-register cmd_wdata_q 32
; yosys-smt2-wire cmd_wdata_q 32
(define-fun |cpu_wb_dmem_master_n cmd_wdata_q| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (|cpu_wb_dmem_master#1| state))
; yosys-smt2-anyinit cpu_wb_dmem_master#2 4 cpu_wb_dmem_master.sv:33.13-62.6
; yosys-smt2-witness {"offset": 0, "path": ["\\cmd_sel_q"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 4}
(declare-fun |cpu_wb_dmem_master#2| (|cpu_wb_dmem_master_s|) (_ BitVec 4)) ; \cmd_sel_q
; yosys-smt2-register cmd_sel_q 4
; yosys-smt2-wire cmd_sel_q 4
(define-fun |cpu_wb_dmem_master_n cmd_sel_q| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 4) (|cpu_wb_dmem_master#2| state))
; yosys-smt2-anyinit cpu_wb_dmem_master#3 1 cpu_wb_dmem_master.sv:33.13-62.6
; yosys-smt2-witness {"offset": 0, "path": ["\\cmd_busy"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |cpu_wb_dmem_master#3| (|cpu_wb_dmem_master_s|) (_ BitVec 1)) ; \cmd_busy
; yosys-smt2-register cmd_busy 1
; yosys-smt2-wire cmd_busy 1
(define-fun |cpu_wb_dmem_master_n cmd_busy| ((state |cpu_wb_dmem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_dmem_master#3| state)) #b1))
; yosys-smt2-anyinit cpu_wb_dmem_master#4 32 cpu_wb_dmem_master.sv:33.13-62.6
; yosys-smt2-witness {"offset": 0, "path": ["\\cmd_addr_q"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |cpu_wb_dmem_master#4| (|cpu_wb_dmem_master_s|) (_ BitVec 32)) ; \cmd_addr_q
; yosys-smt2-register cmd_addr_q 32
; yosys-smt2-wire cmd_addr_q 32
(define-fun |cpu_wb_dmem_master_n cmd_addr_q| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (|cpu_wb_dmem_master#4| state))
; yosys-smt2-output WBM_WE_O 1
; yosys-smt2-wire WBM_WE_O 1
(define-fun |cpu_wb_dmem_master_n WBM_WE_O| ((state |cpu_wb_dmem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_dmem_master#0| state)) #b1))
; yosys-smt2-anyinit cpu_wb_dmem_master#5 1 cpu_wb_dmem_master.sv:33.13-62.6
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_STB_O"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |cpu_wb_dmem_master#5| (|cpu_wb_dmem_master_s|) (_ BitVec 1)) ; \WBM_STB_O
; yosys-smt2-output WBM_STB_O 1
; yosys-smt2-register WBM_STB_O 1
; yosys-smt2-wire WBM_STB_O 1
(define-fun |cpu_wb_dmem_master_n WBM_STB_O| ((state |cpu_wb_dmem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_dmem_master#5| state)) #b1))
; yosys-smt2-output WBM_SEL_O 4
; yosys-smt2-wire WBM_SEL_O 4
(define-fun |cpu_wb_dmem_master_n WBM_SEL_O| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 4) (|cpu_wb_dmem_master#2| state))
(declare-fun |cpu_wb_dmem_master#6| (|cpu_wb_dmem_master_s|) Bool) ; \WBM_ERR_I
; yosys-smt2-input WBM_ERR_I 1
; yosys-smt2-wire WBM_ERR_I 1
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_ERR_I"], "smtname": "WBM_ERR_I", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |cpu_wb_dmem_master_n WBM_ERR_I| ((state |cpu_wb_dmem_master_s|)) Bool (|cpu_wb_dmem_master#6| state))
; yosys-smt2-output WBM_DAT_O 32
; yosys-smt2-wire WBM_DAT_O 32
(define-fun |cpu_wb_dmem_master_n WBM_DAT_O| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (|cpu_wb_dmem_master#1| state))
(declare-fun |cpu_wb_dmem_master#7| (|cpu_wb_dmem_master_s|) (_ BitVec 32)) ; \WBM_DAT_I
; yosys-smt2-input WBM_DAT_I 32
; yosys-smt2-wire WBM_DAT_I 32
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_DAT_I"], "smtname": "WBM_DAT_I", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |cpu_wb_dmem_master_n WBM_DAT_I| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (|cpu_wb_dmem_master#7| state))
; yosys-smt2-anyinit cpu_wb_dmem_master#8 1 cpu_wb_dmem_master.sv:33.13-62.6
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_CYC_O"], "smtname": 8, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |cpu_wb_dmem_master#8| (|cpu_wb_dmem_master_s|) (_ BitVec 1)) ; \WBM_CYC_O
; yosys-smt2-output WBM_CYC_O 1
; yosys-smt2-register WBM_CYC_O 1
; yosys-smt2-wire WBM_CYC_O 1
(define-fun |cpu_wb_dmem_master_n WBM_CYC_O| ((state |cpu_wb_dmem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_dmem_master#8| state)) #b1))
; yosys-smt2-output WBM_ADR_O 32
; yosys-smt2-wire WBM_ADR_O 32
(define-fun |cpu_wb_dmem_master_n WBM_ADR_O| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (|cpu_wb_dmem_master#4| state))
(declare-fun |cpu_wb_dmem_master#9| (|cpu_wb_dmem_master_s|) Bool) ; \WBM_ACK_I
; yosys-smt2-input WBM_ACK_I 1
; yosys-smt2-wire WBM_ACK_I 1
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_ACK_I"], "smtname": "WBM_ACK_I", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |cpu_wb_dmem_master_n WBM_ACK_I| ((state |cpu_wb_dmem_master_s|)) Bool (|cpu_wb_dmem_master#9| state))
(declare-fun |cpu_wb_dmem_master#10| (|cpu_wb_dmem_master_s|) Bool) ; \RST_I
; yosys-smt2-input RST_I 1
; yosys-smt2-wire RST_I 1
; yosys-smt2-witness {"offset": 0, "path": ["\\RST_I"], "smtname": "RST_I", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |cpu_wb_dmem_master_n RST_I| ((state |cpu_wb_dmem_master_s|)) Bool (|cpu_wb_dmem_master#10| state))
(declare-fun |cpu_wb_dmem_master#11| (|cpu_wb_dmem_master_s|) Bool) ; \CMD_WE_I
; yosys-smt2-input CMD_WE_I 1
; yosys-smt2-wire CMD_WE_I 1
; yosys-smt2-witness {"offset": 0, "path": ["\\CMD_WE_I"], "smtname": "CMD_WE_I", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |cpu_wb_dmem_master_n CMD_WE_I| ((state |cpu_wb_dmem_master_s|)) Bool (|cpu_wb_dmem_master#11| state))
(declare-fun |cpu_wb_dmem_master#12| (|cpu_wb_dmem_master_s|) (_ BitVec 32)) ; \CMD_WDATA_I
; yosys-smt2-input CMD_WDATA_I 32
; yosys-smt2-wire CMD_WDATA_I 32
; yosys-smt2-witness {"offset": 0, "path": ["\\CMD_WDATA_I"], "smtname": "CMD_WDATA_I", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |cpu_wb_dmem_master_n CMD_WDATA_I| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (|cpu_wb_dmem_master#12| state))
(declare-fun |cpu_wb_dmem_master#13| (|cpu_wb_dmem_master_s|) Bool) ; \CMD_START_I
; yosys-smt2-input CMD_START_I 1
; yosys-smt2-wire CMD_START_I 1
; yosys-smt2-witness {"offset": 0, "path": ["\\CMD_START_I"], "smtname": "CMD_START_I", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |cpu_wb_dmem_master_n CMD_START_I| ((state |cpu_wb_dmem_master_s|)) Bool (|cpu_wb_dmem_master#13| state))
(declare-fun |cpu_wb_dmem_master#14| (|cpu_wb_dmem_master_s|) (_ BitVec 4)) ; \CMD_SEL_I
; yosys-smt2-input CMD_SEL_I 4
; yosys-smt2-wire CMD_SEL_I 4
; yosys-smt2-witness {"offset": 0, "path": ["\\CMD_SEL_I"], "smtname": "CMD_SEL_I", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |cpu_wb_dmem_master_n CMD_SEL_I| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 4) (|cpu_wb_dmem_master#14| state))
; yosys-smt2-output CMD_RDATA_O 32
; yosys-smt2-wire CMD_RDATA_O 32
(define-fun |cpu_wb_dmem_master_n CMD_RDATA_O| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (|cpu_wb_dmem_master#7| state))
; yosys-smt2-output CMD_BUSY_O 1
; yosys-smt2-wire CMD_BUSY_O 1
(define-fun |cpu_wb_dmem_master_n CMD_BUSY_O| ((state |cpu_wb_dmem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_dmem_master#3| state)) #b1))
(declare-fun |cpu_wb_dmem_master#15| (|cpu_wb_dmem_master_s|) (_ BitVec 32)) ; \CMD_ADDR_I
; yosys-smt2-input CMD_ADDR_I 32
; yosys-smt2-wire CMD_ADDR_I 32
; yosys-smt2-witness {"offset": 0, "path": ["\\CMD_ADDR_I"], "smtname": "CMD_ADDR_I", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |cpu_wb_dmem_master_n CMD_ADDR_I| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (|cpu_wb_dmem_master#15| state))
(declare-fun |cpu_wb_dmem_master#16| (|cpu_wb_dmem_master_s|) Bool) ; \CLK_I
; yosys-smt2-input CLK_I 1
; yosys-smt2-wire CLK_I 1
; yosys-smt2-clock CLK_I posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\CLK_I"], "smtname": "CLK_I", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\CLK_I"], "smtname": "CLK_I", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |cpu_wb_dmem_master_n CLK_I| ((state |cpu_wb_dmem_master_s|)) Bool (|cpu_wb_dmem_master#16| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:228:execute$310"], "smtname": 17, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |cpu_wb_dmem_master#17| (|cpu_wb_dmem_master_s|) (_ BitVec 1)) ; $auto$async2sync.cc:228:execute$310
; yosys-smt2-register $auto$async2sync.cc:228:execute$310 1
(define-fun |cpu_wb_dmem_master_n $auto$async2sync.cc:228:execute$310| ((state |cpu_wb_dmem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_dmem_master#17| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:228:execute$304"], "smtname": 18, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |cpu_wb_dmem_master#18| (|cpu_wb_dmem_master_s|) (_ BitVec 1)) ; $auto$async2sync.cc:228:execute$304
; yosys-smt2-register $auto$async2sync.cc:228:execute$304 1
(define-fun |cpu_wb_dmem_master_n $auto$async2sync.cc:228:execute$304| ((state |cpu_wb_dmem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_dmem_master#18| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:228:execute$298"], "smtname": 19, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |cpu_wb_dmem_master#19| (|cpu_wb_dmem_master_s|) (_ BitVec 1)) ; $auto$async2sync.cc:228:execute$298
; yosys-smt2-register $auto$async2sync.cc:228:execute$298 1
(define-fun |cpu_wb_dmem_master_n $auto$async2sync.cc:228:execute$298| ((state |cpu_wb_dmem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_dmem_master#19| state)) #b1))
(define-fun |cpu_wb_dmem_master#20| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvnot (ite (|cpu_wb_dmem_master#16| state) #b1 #b0))) ; $auto$rtlil.cc:2957:Not$337
; yosys-smt2-assume 0 $auto$formalff.cc:981:execute$338
(define-fun |cpu_wb_dmem_master_u 0| ((state |cpu_wb_dmem_master_s|)) Bool (or (= ((_ extract 0 0) (|cpu_wb_dmem_master#20| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$338
(define-fun |cpu_wb_dmem_master#21| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (|cpu_wb_dmem_master#17| state))) ; $auto$verificsva.cc:1820:import$294
(define-fun |cpu_wb_dmem_master#22| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (|cpu_wb_dmem_master#18| state))) ; $auto$verificsva.cc:1821:import$295
; yosys-smt2-assume 1 _witness_.assume_auto_verificsva_cc_1735_import_261 cpu_wb_dmem_master.sv:80.3-80.85
(define-fun |cpu_wb_dmem_master_u 1| ((state |cpu_wb_dmem_master_s|)) Bool (or (= ((_ extract 0 0) (|cpu_wb_dmem_master#21| state)) #b1) (not (= ((_ extract 0 0) (|cpu_wb_dmem_master#22| state)) #b1)))) ; _witness_.assume_auto_verificsva_cc_1735_import_261
(define-fun |cpu_wb_dmem_master#23| ((state |cpu_wb_dmem_master_s|)) Bool (|cpu_wb_dmem_master_is| state)) ; $auto$rtlil.cc:3838:Initstate$140
(define-fun |cpu_wb_dmem_master#24| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#23| state) (ite (|cpu_wb_dmem_master#10| state) #b1 #b0) #b1)) ; $auto$rtlil.cc:2957:Not$258
(define-fun |cpu_wb_dmem_master#25| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvnot (|cpu_wb_dmem_master#24| state))) ; $auto$rtlil.cc:2957:Not$256
; yosys-smt2-assume 2 _witness_.assume_auto_verificsva_cc_1735_import_254 cpu_wb_dmem_master.sv:79.11-79.26
(define-fun |cpu_wb_dmem_master_u 2| ((state |cpu_wb_dmem_master_s|)) Bool (or (= ((_ extract 0 0) (|cpu_wb_dmem_master#24| state)) #b1) (not (= ((_ extract 0 0) (|cpu_wb_dmem_master#25| state)) #b1)))) ; _witness_.assume_auto_verificsva_cc_1735_import_254
(define-fun |cpu_wb_dmem_master#26| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvnot (|cpu_wb_dmem_master#8| state))) ; $auto$rtlil.cc:3004:And$272
(define-fun |cpu_wb_dmem_master#27| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (|cpu_wb_dmem_master#26| state))) ; $auto$rtlil.cc:3092:Mux$333
(define-fun |cpu_wb_dmem_master#28| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvnot (ite (|cpu_wb_dmem_master#9| state) #b1 #b0))) ; $verific$n642$23
(define-fun |cpu_wb_dmem_master#29| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvnot (ite (|cpu_wb_dmem_master#6| state) #b1 #b0))) ; $verific$n643$24
(define-fun |cpu_wb_dmem_master#30| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvand (|cpu_wb_dmem_master#28| state) (|cpu_wb_dmem_master#29| state))) ; $verific$n644$25
(define-fun |cpu_wb_dmem_master#31| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (|cpu_wb_dmem_master#19| state))) ; $auto$verificsva.cc:668:getFirstAcceptReject$280
(define-fun |cpu_wb_dmem_master#32| ((state |cpu_wb_dmem_master_s|)) Bool (= (concat (|cpu_wb_dmem_master#31| state) (|cpu_wb_dmem_master#30| state)) #b10)) ; $auto$rtlil.cc:2961:ReduceOr$289
(define-fun |cpu_wb_dmem_master#33| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (ite (|cpu_wb_dmem_master#32| state) #b1 #b0))) ; $auto$rtlil.cc:3092:Mux$327
(define-fun |cpu_wb_dmem_master#34| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvnot (ite (|cpu_wb_dmem_master#32| state) #b1 #b0))) ; $auto$rtlil.cc:2957:Not$291
(define-fun |cpu_wb_dmem_master#35| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (|cpu_wb_dmem_master#34| state))) ; $auto$rtlil.cc:3092:Mux$321
(define-fun |cpu_wb_dmem_master#36| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvor (ite (|cpu_wb_dmem_master#9| state) #b1 #b0) (ite (|cpu_wb_dmem_master#6| state) #b1 #b0))) ; $verific$n158$9
(define-fun |cpu_wb_dmem_master#37| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#36| state)) #b1) #b0 (|cpu_wb_dmem_master#8| state))) ; $verific$n234$10
(define-fun |cpu_wb_dmem_master#38| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvnot (|cpu_wb_dmem_master#3| state))) ; $verific$n655$35
(define-fun |cpu_wb_dmem_master#39| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (bvand (ite (|cpu_wb_dmem_master#13| state) #b1 #b0) (|cpu_wb_dmem_master#38| state))) ; $auto$rtlil.cc:3004:And$191
(define-fun |cpu_wb_dmem_master#40| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#39| state)) #b1) #b1 (|cpu_wb_dmem_master#37| state))) ; $verific$n309$13
(define-fun |cpu_wb_dmem_master#41| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (|cpu_wb_dmem_master#40| state))) ; $verific$n384$17
(define-fun |cpu_wb_dmem_master#42| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#39| state)) #b1) #b1 #b0)) ; $verific$n310$14
(define-fun |cpu_wb_dmem_master#43| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (|cpu_wb_dmem_master#42| state))) ; $verific$n385$18
(define-fun |cpu_wb_dmem_master#44| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#36| state)) #b1) #b00000000000000000000000000000000 (|cpu_wb_dmem_master#4| state))) ; $verific$n237$53
(define-fun |cpu_wb_dmem_master#45| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#39| state)) #b1) (|cpu_wb_dmem_master#15| state) (|cpu_wb_dmem_master#44| state))) ; $verific$n312$56
(define-fun |cpu_wb_dmem_master#46| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (ite (|cpu_wb_dmem_master#10| state) #b00000000000000000000000000000000 (|cpu_wb_dmem_master#45| state))) ; $verific$n387$59
(define-fun |cpu_wb_dmem_master#47| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#36| state)) #b1) #b0 (|cpu_wb_dmem_master#3| state))) ; $verific$n236$11
(define-fun |cpu_wb_dmem_master#48| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#39| state)) #b1) #b1 (|cpu_wb_dmem_master#47| state))) ; $verific$n311$15
(define-fun |cpu_wb_dmem_master#49| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (|cpu_wb_dmem_master#48| state))) ; $verific$n386$19
(define-fun |cpu_wb_dmem_master#50| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#36| state)) #b1) #b0000 (|cpu_wb_dmem_master#2| state))) ; $verific$n303$55
(define-fun |cpu_wb_dmem_master#51| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#39| state)) #b1) (|cpu_wb_dmem_master#14| state) (|cpu_wb_dmem_master#50| state))) ; $verific$n378$58
(define-fun |cpu_wb_dmem_master#52| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 4) (ite (|cpu_wb_dmem_master#10| state) #b0000 (|cpu_wb_dmem_master#51| state))) ; $verific$n453$61
(define-fun |cpu_wb_dmem_master#53| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#36| state)) #b1) #b00000000000000000000000000000000 (|cpu_wb_dmem_master#1| state))) ; $verific$n270$54
(define-fun |cpu_wb_dmem_master#54| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#39| state)) #b1) (|cpu_wb_dmem_master#12| state) (|cpu_wb_dmem_master#53| state))) ; $verific$n345$57
(define-fun |cpu_wb_dmem_master#55| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 32) (ite (|cpu_wb_dmem_master#10| state) #b00000000000000000000000000000000 (|cpu_wb_dmem_master#54| state))) ; $verific$n420$60
(define-fun |cpu_wb_dmem_master#56| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#36| state)) #b1) #b0 (|cpu_wb_dmem_master#0| state))) ; $verific$n308$12
(define-fun |cpu_wb_dmem_master#57| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|cpu_wb_dmem_master#39| state)) #b1) (ite (|cpu_wb_dmem_master#11| state) #b1 #b0) (|cpu_wb_dmem_master#56| state))) ; $verific$n383$16
(define-fun |cpu_wb_dmem_master#58| ((state |cpu_wb_dmem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_dmem_master#10| state) #b0 (|cpu_wb_dmem_master#57| state))) ; $verific$n458$20
(define-fun |cpu_wb_dmem_master_a| ((state |cpu_wb_dmem_master_s|)) Bool true)
(define-fun |cpu_wb_dmem_master_u| ((state |cpu_wb_dmem_master_s|)) Bool (and
  (|cpu_wb_dmem_master_u 0| state)
  (|cpu_wb_dmem_master_u 1| state)
  (|cpu_wb_dmem_master_u 2| state)
))
(define-fun |cpu_wb_dmem_master_i| ((state |cpu_wb_dmem_master_s|)) Bool (and
  (= (= ((_ extract 0 0) (|cpu_wb_dmem_master#17| state)) #b1) false) ; $auto$async2sync.cc:228:execute$310
  (= (= ((_ extract 0 0) (|cpu_wb_dmem_master#18| state)) #b1) false) ; $auto$async2sync.cc:228:execute$304
  (= (= ((_ extract 0 0) (|cpu_wb_dmem_master#19| state)) #b1) false) ; $auto$async2sync.cc:228:execute$298
))
(define-fun |cpu_wb_dmem_master_h| ((state |cpu_wb_dmem_master_s|)) Bool true)
(define-fun |cpu_wb_dmem_master_t| ((state |cpu_wb_dmem_master_s|) (next_state |cpu_wb_dmem_master_s|)) Bool (and
  (= (|cpu_wb_dmem_master#27| state) (|cpu_wb_dmem_master#19| next_state)) ; $auto$verificsva.cc:711:getFirstAcceptReject$287 $auto$async2sync.cc:228:execute$298
  (= (|cpu_wb_dmem_master#33| state) (|cpu_wb_dmem_master#18| next_state)) ; $auto$verificsva.cc:1823:import$297 $auto$async2sync.cc:228:execute$304
  (= (|cpu_wb_dmem_master#35| state) (|cpu_wb_dmem_master#17| next_state)) ; $auto$verificsva.cc:1822:import$296 $auto$async2sync.cc:228:execute$310
  (= (|cpu_wb_dmem_master#41| state) (|cpu_wb_dmem_master#8| next_state)) ; $verific$WBM_CYC_O_reg$cpu_wb_dmem_master.sv:62$96 \WBM_CYC_O
  (= (|cpu_wb_dmem_master#43| state) (|cpu_wb_dmem_master#5| next_state)) ; $verific$WBM_STB_O_reg$cpu_wb_dmem_master.sv:62$97 \WBM_STB_O
  (= (|cpu_wb_dmem_master#46| state) (|cpu_wb_dmem_master#4| next_state)) ; $verific$cmd_addr_q_reg$cpu_wb_dmem_master.sv:62$99 \cmd_addr_q
  (= (|cpu_wb_dmem_master#49| state) (|cpu_wb_dmem_master#3| next_state)) ; $verific$cmd_busy_reg$cpu_wb_dmem_master.sv:62$98 \cmd_busy
  (= (|cpu_wb_dmem_master#52| state) (|cpu_wb_dmem_master#2| next_state)) ; $verific$cmd_sel_q_reg$cpu_wb_dmem_master.sv:62$101 \cmd_sel_q
  (= (|cpu_wb_dmem_master#55| state) (|cpu_wb_dmem_master#1| next_state)) ; $verific$cmd_wdata_q_reg$cpu_wb_dmem_master.sv:62$100 \cmd_wdata_q
  (= (|cpu_wb_dmem_master#58| state) (|cpu_wb_dmem_master#0| next_state)) ; $verific$cmd_we_q_reg$cpu_wb_dmem_master.sv:62$102 \cmd_we_q
)) ; end of module cpu_wb_dmem_master
; yosys-smt2-topmod cpu_wb_dmem_master
; end of yosys output
