Summary
Top-level Name:,dpram_16x2048

Clocks
Enabled,,I/O,clock0,400.000
Enabled,,I/O,clock1,400.000

Fabric Logic Element
Enabled,,19,,clock0,0.125,Typical
Enabled,,19,,clock1,0.125,Typical
Enabled,,,17,clock0,0.125,Typical,0.529
Enabled,,,17,clock1,0.125,Typical,0.529

BRAM
Enabled,,36k TDP,1,clock1,36,.5,.5,,,,,clock0,36,.5,.5

DSP

I/O
Enabled,addr_a,11,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,addr_b,11,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,clock0,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,clock0
Enabled,clock1,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,clock1
Enabled,id,0,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,rce_a,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,rce_b,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,rq_a,16,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,rq_b,16,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,wce_a,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,wce_b,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
Enabled,wd_a,16,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,wd_b,16,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock1
