###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1802   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          246   # Number of ACT commands
num_pre_cmds                   =          246   # Number of PRE commands
num_ondemand_pres              =          241   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        15028   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       984972   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2048   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          643   # Read request latency (cycles)
read_latency[20-39]            =          868   # Read request latency (cycles)
read_latency[40-59]            =          253   # Read request latency (cycles)
read_latency[60-79]            =           66   # Read request latency (cycles)
read_latency[80-99]            =           60   # Read request latency (cycles)
read_latency[100-119]          =           27   # Read request latency (cycles)
read_latency[120-139]          =           15   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =            6   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =          100   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =       203688   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.72787e+07   # Precharge standby energy rank.0
act_stb_energy.0               =       991848   # Active standby energy rank.0
average_read_latency           =      47.1484   # Average read request latency (cycles)
average_interarrival           =      7.99658   # Average request interarrival latency (cycles)
total_energy                   =  6.56958e+07   # Total energy (pJ)
average_power                  =      65.6958   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1802   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          246   # Number of ACT commands
num_pre_cmds                   =          246   # Number of PRE commands
num_ondemand_pres              =          241   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        15027   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       984973   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2048   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          643   # Read request latency (cycles)
read_latency[20-39]            =          869   # Read request latency (cycles)
read_latency[40-59]            =          253   # Read request latency (cycles)
read_latency[60-79]            =           67   # Read request latency (cycles)
read_latency[80-99]            =           59   # Read request latency (cycles)
read_latency[100-119]          =           26   # Read request latency (cycles)
read_latency[120-139]          =           15   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =            6   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =          100   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =       203688   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.72787e+07   # Precharge standby energy rank.0
act_stb_energy.0               =       991782   # Active standby energy rank.0
average_read_latency           =      47.1016   # Average read request latency (cycles)
average_interarrival           =      7.99707   # Average request interarrival latency (cycles)
total_energy                   =  6.56958e+07   # Total energy (pJ)
average_power                  =      65.6958   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1801   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          247   # Number of ACT commands
num_pre_cmds                   =          247   # Number of PRE commands
num_ondemand_pres              =          242   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        15012   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       984988   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2048   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          634   # Read request latency (cycles)
read_latency[20-39]            =          859   # Read request latency (cycles)
read_latency[40-59]            =          254   # Read request latency (cycles)
read_latency[60-79]            =           63   # Read request latency (cycles)
read_latency[80-99]            =           60   # Read request latency (cycles)
read_latency[100-119]          =           24   # Read request latency (cycles)
read_latency[120-139]          =           13   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =           10   # Read request latency (cycles)
read_latency[180-199]          =           13   # Read request latency (cycles)
read_latency[200-]             =          108   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =       204516   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.72794e+07   # Precharge standby energy rank.0
act_stb_energy.0               =       990792   # Active standby energy rank.0
average_read_latency           =      49.5542   # Average read request latency (cycles)
average_interarrival           =      7.99756   # Average request interarrival latency (cycles)
total_energy                   =  6.56964e+07   # Total energy (pJ)
average_power                  =      65.6964   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1801   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          247   # Number of ACT commands
num_pre_cmds                   =          247   # Number of PRE commands
num_ondemand_pres              =          242   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        15011   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       984989   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2048   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          634   # Read request latency (cycles)
read_latency[20-39]            =          859   # Read request latency (cycles)
read_latency[40-59]            =          254   # Read request latency (cycles)
read_latency[60-79]            =           63   # Read request latency (cycles)
read_latency[80-99]            =           60   # Read request latency (cycles)
read_latency[100-119]          =           24   # Read request latency (cycles)
read_latency[120-139]          =           13   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =           11   # Read request latency (cycles)
read_latency[180-199]          =           12   # Read request latency (cycles)
read_latency[200-]             =          108   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =       204516   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.72795e+07   # Precharge standby energy rank.0
act_stb_energy.0               =       990726   # Active standby energy rank.0
average_read_latency           =      49.4956   # Average read request latency (cycles)
average_interarrival           =      7.99805   # Average request interarrival latency (cycles)
total_energy                   =  6.56963e+07   # Total energy (pJ)
average_power                  =      65.6963   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 4
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1801   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          247   # Number of ACT commands
num_pre_cmds                   =          247   # Number of PRE commands
num_ondemand_pres              =          242   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        15010   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       984990   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2048   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          634   # Read request latency (cycles)
read_latency[20-39]            =          860   # Read request latency (cycles)
read_latency[40-59]            =          254   # Read request latency (cycles)
read_latency[60-79]            =           63   # Read request latency (cycles)
read_latency[80-99]            =           60   # Read request latency (cycles)
read_latency[100-119]          =           24   # Read request latency (cycles)
read_latency[120-139]          =           13   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =           10   # Read request latency (cycles)
read_latency[200-]             =          108   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =       204516   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.72795e+07   # Precharge standby energy rank.0
act_stb_energy.0               =       990660   # Active standby energy rank.0
average_read_latency           =       49.437   # Average read request latency (cycles)
average_interarrival           =      7.99854   # Average request interarrival latency (cycles)
total_energy                   =  6.56963e+07   # Total energy (pJ)
average_power                  =      65.6963   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 5
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1801   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          247   # Number of ACT commands
num_pre_cmds                   =          247   # Number of PRE commands
num_ondemand_pres              =          242   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        15009   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       984991   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2048   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          634   # Read request latency (cycles)
read_latency[20-39]            =          860   # Read request latency (cycles)
read_latency[40-59]            =          254   # Read request latency (cycles)
read_latency[60-79]            =           63   # Read request latency (cycles)
read_latency[80-99]            =           60   # Read request latency (cycles)
read_latency[100-119]          =           24   # Read request latency (cycles)
read_latency[120-139]          =           13   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =           10   # Read request latency (cycles)
read_latency[200-]             =          108   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =       204516   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.72796e+07   # Precharge standby energy rank.0
act_stb_energy.0               =       990594   # Active standby energy rank.0
average_read_latency           =      49.3789   # Average read request latency (cycles)
average_interarrival           =      7.99902   # Average request interarrival latency (cycles)
total_energy                   =  6.56963e+07   # Total energy (pJ)
average_power                  =      65.6963   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 6
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1801   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          247   # Number of ACT commands
num_pre_cmds                   =          247   # Number of PRE commands
num_ondemand_pres              =          242   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        15008   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       984992   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2048   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          631   # Read request latency (cycles)
read_latency[20-39]            =          861   # Read request latency (cycles)
read_latency[40-59]            =          255   # Read request latency (cycles)
read_latency[60-79]            =           64   # Read request latency (cycles)
read_latency[80-99]            =           58   # Read request latency (cycles)
read_latency[100-119]          =           25   # Read request latency (cycles)
read_latency[120-139]          =           12   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =           10   # Read request latency (cycles)
read_latency[200-]             =          110   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =       204516   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.72796e+07   # Precharge standby energy rank.0
act_stb_energy.0               =       990528   # Active standby energy rank.0
average_read_latency           =       49.603   # Average read request latency (cycles)
average_interarrival           =      7.99951   # Average request interarrival latency (cycles)
total_energy                   =  6.56963e+07   # Total energy (pJ)
average_power                  =      65.6963   # Average power (mW)
average_bandwidth              =     0.131072   # Average bandwidth
###########################################
## Statistics of Channel 7
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            1   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2049   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          256   # Number of REF commands
num_read_row_hits              =         1801   # Number of read row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          247   # Number of ACT commands
num_pre_cmds                   =          247   # Number of PRE commands
num_ondemand_pres              =          242   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        15007   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =       984993   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2049   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          632   # Read request latency (cycles)
read_latency[20-39]            =          861   # Read request latency (cycles)
read_latency[40-59]            =          255   # Read request latency (cycles)
read_latency[60-79]            =           64   # Read request latency (cycles)
read_latency[80-99]            =           58   # Read request latency (cycles)
read_latency[100-119]          =           25   # Read request latency (cycles)
read_latency[120-139]          =           12   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =           10   # Read request latency (cycles)
read_latency[200-]             =          110   # Read request latency (cycles)
ref_energy                     =   1.5575e+07   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =       204516   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.72797e+07   # Precharge standby energy rank.0
act_stb_energy.0               =       990462   # Active standby energy rank.0
average_read_latency           =      49.5866   # Average read request latency (cycles)
average_interarrival           =      7.99658   # Average request interarrival latency (cycles)
total_energy                   =  6.56963e+07   # Total energy (pJ)
average_power                  =      65.6963   # Average power (mW)
average_bandwidth              =     0.131136   # Average bandwidth
