// Seed: 3814315341
module module_0 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input wand id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7
);
  assign id_6 = id_2 / -1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_16 = 32'd67
) (
    input supply1 id_0,
    output wire id_1,
    output wire id_2,
    input wand id_3,
    input tri0 id_4,
    output wire id_5,
    input supply1 id_6,
    output wor id_7,
    input supply0 id_8,
    output wor id_9,
    output wor id_10,
    output wire id_11,
    input tri id_12,
    output uwire id_13,
    input wor id_14,
    output wire id_15,
    input tri0 _id_16,
    input supply1 id_17,
    input uwire id_18,
    input tri1 id_19,
    input wire id_20,
    input uwire id_21,
    input tri id_22,
    output supply0 id_23,
    output tri0 id_24,
    output tri id_25
);
  logic [(  1 'h0 ==?  -1  ) : id_16] id_27, id_28 = id_3;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_14,
      id_14,
      id_12,
      id_4,
      id_11,
      id_25
  );
  assign modCall_1.id_7 = 0;
endmodule
