Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  1 02:16:05 2025
| Host         : P2-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-14  Critical Warning  LUT on the clock tree                                             8           
SYNTH-12   Warning           DSP input not registered                                          63          
TIMING-15  Warning           Large hold violation on inter-clock path                          144         
TIMING-16  Warning           Large setup violation                                             388         
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (2698)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2698)
---------------------------------
 There are 2698 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.878     -800.885                    766                 9213       -1.303     -529.594                   1056                 9213        3.000        0.000                       0                  2698  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk100_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  clk_uart_clk_wiz_0    {0.000 33.889}     67.778          14.754          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk100_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         
  clk_uart_clk_wiz_0_1  {0.000 33.889}     67.778          14.754          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk100_clk_wiz_0           -1.548     -200.432                    415                 6462       -1.226     -454.415                    912                 6462        4.500        0.000                       0                  1400  
  clk_uart_clk_wiz_0         56.172        0.000                      0                 2562        0.158        0.000                      0                 2562       32.639        0.000                       0                  1294  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk100_clk_wiz_0_1         -1.547     -200.064                    415                 6462       -1.226     -454.415                    912                 6462        4.500        0.000                       0                  1400  
  clk_uart_clk_wiz_0_1       56.176        0.000                      0                 2562        0.158        0.000                      0                 2562       32.639        0.000                       0                  1294  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_uart_clk_wiz_0    clk100_clk_wiz_0           -2.238     -540.808                    334                  334        0.041        0.000                      0                  334  
clk100_clk_wiz_0_1    clk100_clk_wiz_0           -1.548     -200.432                    415                 6462       -1.303     -529.594                   1056                 6462  
clk_uart_clk_wiz_0_1  clk100_clk_wiz_0           -2.234     -539.568                    334                  334        0.044        0.000                      0                  334  
clk100_clk_wiz_0      clk_uart_clk_wiz_0         -3.878      -59.645                     17                   17        0.157        0.000                      0                   17  
clk100_clk_wiz_0_1    clk_uart_clk_wiz_0         -3.878      -59.645                     17                   17        0.157        0.000                      0                   17  
clk_uart_clk_wiz_0_1  clk_uart_clk_wiz_0         56.172        0.000                      0                 2562        0.051        0.000                      0                 2562  
clk100_clk_wiz_0      clk100_clk_wiz_0_1         -1.548     -200.432                    415                 6462       -1.303     -529.594                   1056                 6462  
clk_uart_clk_wiz_0    clk100_clk_wiz_0_1         -2.238     -540.808                    334                  334        0.041        0.000                      0                  334  
clk_uart_clk_wiz_0_1  clk100_clk_wiz_0_1         -2.234     -539.568                    334                  334        0.044        0.000                      0                  334  
clk100_clk_wiz_0      clk_uart_clk_wiz_0_1       -3.875      -59.582                     17                   17        0.161        0.000                      0                   17  
clk_uart_clk_wiz_0    clk_uart_clk_wiz_0_1       56.172        0.000                      0                 2562        0.051        0.000                      0                 2562  
clk100_clk_wiz_0_1    clk_uart_clk_wiz_0_1       -3.875      -59.582                     17                   17        0.161        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :          415  Failing Endpoints,  Worst Slack       -1.548ns,  Total Violation     -200.432ns
Hold  :          912  Failing Endpoints,  Worst Slack       -1.226ns,  Total Violation     -454.415ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.548ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.435ns  (logic 4.739ns (35.273%)  route 8.696ns (64.727%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[1])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[1]
                         net (fo=1, routed)           2.272    16.129    vpu_hsa/uart_data_frame[1]_i_3_psdsp_n_1
    SLICE_X58Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.488    14.685    vpu_hsa/p_0_out
    SLICE_X58Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.706    
                         clock uncertainty           -0.077    14.629    
    SLICE_X58Y121        FDRE (Setup_fdre_C_D)       -0.047    14.582    vpu_hsa/uart_data_frame[1]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                 -1.548    

Slack (VIOLATED) :        -1.480ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 4.739ns (36.323%)  route 8.308ns (63.677%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[10]
                         net (fo=1, routed)           1.884    15.741    vpu_hsa/uart_data_frame[10]_i_3_psdsp_n_1
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.164    14.362    vpu_hsa/p_0_out
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.383    
                         clock uncertainty           -0.077    14.305    
    SLICE_X54Y114        FDRE (Setup_fdre_C_D)       -0.045    14.260    vpu_hsa/uart_data_frame[10]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 -1.480    

Slack (VIOLATED) :        -1.403ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[2]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.173ns  (logic 4.739ns (35.976%)  route 8.434ns (64.024%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[2]
                         net (fo=1, routed)           2.009    15.866    vpu_hsa/uart_data_frame[2]_i_2_psdsp_n
    SLICE_X57Y120        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.390    14.588    vpu_hsa/p_0_out
    SLICE_X57Y120        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_2_psdsp/C
                         clock pessimism              0.020    14.608    
                         clock uncertainty           -0.077    14.531    
    SLICE_X57Y120        FDRE (Setup_fdre_C_D)       -0.067    14.464    vpu_hsa/uart_data_frame[2]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                 -1.403    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.293ns  (logic 4.739ns (35.649%)  route 8.554ns (64.351%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[6]
                         net (fo=1, routed)           2.130    15.987    vpu_hsa/uart_data_frame[6]_i_3_psdsp_n_1
    SLICE_X59Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.494    14.692    vpu_hsa/p_0_out
    SLICE_X59Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.713    
                         clock uncertainty           -0.077    14.635    
    SLICE_X59Y125        FDRE (Setup_fdre_C_D)       -0.047    14.588    vpu_hsa/uart_data_frame[6]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 -1.399    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.739ns (35.943%)  route 8.446ns (64.057%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 14.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[14]
                         net (fo=1, routed)           2.022    15.879    vpu_hsa/uart_data_frame[14]_i_3_psdsp_n_1
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.440    14.638    vpu_hsa/p_0_out
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.659    
                         clock uncertainty           -0.077    14.581    
    SLICE_X57Y129        FDRE (Setup_fdre_C_D)       -0.081    14.500    vpu_hsa/uart_data_frame[14]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -15.879    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[13]_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.248ns  (logic 4.739ns (35.773%)  route 8.509ns (64.227%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.807     9.879    vpu_hsa/A[14]
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.720 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[13]
                         net (fo=1, routed)           2.222    15.941    vpu_hsa/uart_data_frame[13]_i_3_psdsp_n
    SLICE_X59Y127        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.507    14.705    vpu_hsa/p_0_out
    SLICE_X59Y127        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
                         clock pessimism              0.020    14.726    
                         clock uncertainty           -0.077    14.648    
    SLICE_X59Y127        FDRE (Setup_fdre_C_D)       -0.067    14.581    vpu_hsa/uart_data_frame[13]_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 -1.360    

Slack (VIOLATED) :        -1.351ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[3]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 4.739ns (36.060%)  route 8.403ns (63.940%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 14.623 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[3]
                         net (fo=1, routed)           1.979    15.836    vpu_hsa/uart_data_frame[3]_i_2_psdsp_n
    SLICE_X59Y118        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.425    14.623    vpu_hsa/p_0_out
    SLICE_X59Y118        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
                         clock pessimism              0.020    14.643    
                         clock uncertainty           -0.077    14.566    
    SLICE_X59Y118        FDRE (Setup_fdre_C_D)       -0.081    14.485    vpu_hsa/uart_data_frame[3]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -15.836    
  -------------------------------------------------------------------
                         slack                                 -1.351    

Slack (VIOLATED) :        -1.338ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[12]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 4.739ns (36.959%)  route 8.083ns (63.041%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[12]
                         net (fo=1, routed)           1.659    15.516    vpu_hsa/uart_data_frame[12]_i_2_psdsp_n
    SLICE_X54Y110        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.068    14.266    vpu_hsa/p_0_out
    SLICE_X54Y110        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_2_psdsp/C
                         clock pessimism              0.020    14.286    
                         clock uncertainty           -0.077    14.209    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.031    14.178    vpu_hsa/uart_data_frame[12]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 -1.338    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[5].col[7].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.744ns (12.791%)  route 5.073ns (87.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.620     2.705    clk100
    SLICE_X41Y111        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419     3.124 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.362     4.486    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.325     4.811 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.710     8.521    vpu_hsa/row[5].col[7].mac/E[0]
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.506     7.570    vpu_hsa/row[5].col[7].mac/clk100
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.670    
                         clock uncertainty           -0.077     7.593    
    SLICE_X13Y140        FDRE (Setup_fdre_C_CE)      -0.406     7.187    vpu_hsa/row[5].col[7].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -1.335    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[5].col[7].mac/weight_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.744ns (12.791%)  route 5.073ns (87.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.620     2.705    clk100
    SLICE_X41Y111        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419     3.124 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.362     4.486    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.325     4.811 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.710     8.521    vpu_hsa/row[5].col[7].mac/E[0]
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.506     7.570    vpu_hsa/row[5].col[7].mac/clk100
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.670    
                         clock uncertainty           -0.077     7.593    
    SLICE_X13Y140        FDRE (Setup_fdre_C_CE)      -0.406     7.187    vpu_hsa/row[5].col[7].mac/weight_reg[2]
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_153_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_143_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_142_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_141_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_140_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_139_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_138_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_137_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_136_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_135_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y31     vpu_hsa/row[0].col[0].left_latches_reg[0][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y32     vpu_hsa/row[0].col[1].left_latches_reg[0][1]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y33     vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y34     vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y35     vpu_hsa/row[0].col[4].left_latches_reg[0][4]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y36     vpu_hsa/row[0].col[5].left_latches_reg[0][5]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y37     vpu_hsa/row[0].col[6].left_latches_reg[0][6]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X1Y41     vpu_hsa/row[1].col[0].left_latches_reg[1][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X1Y42     vpu_hsa/row[1].col[1].left_latches_reg[1][1]/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y108   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y108   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y104   act_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y104   act_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y106   act_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y106   act_value_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y108   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y108   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y104   act_value_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y104   act_value_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y106   act_value_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y106   act_value_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       56.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.172ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.993ns  (logic 1.531ns (13.927%)  route 9.462ns (86.073%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.732    13.693    UART_RECEIVER_n_35
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479    70.321    clk_uart
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X60Y127        FDRE (Setup_fdre_C_CE)      -0.377    69.865    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         69.865    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                 56.172    

Slack (MET) :             56.293ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 1.536ns (14.322%)  route 9.189ns (85.678%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          3.459    13.425    UART_RECEIVER_n_105
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479    70.321    clk_uart
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X60Y127        FDRE (Setup_fdre_C_R)       -0.524    69.718    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         69.718    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                 56.293    

Slack (MET) :             56.368ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.792ns  (logic 1.531ns (14.187%)  route 9.261ns (85.813%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.530    13.491    UART_RECEIVER_n_35
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.108    70.237    
    SLICE_X54Y127        FDRE (Setup_fdre_C_CE)      -0.377    69.860    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         69.860    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                 56.368    

Slack (MET) :             56.458ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.670ns  (logic 1.531ns (14.349%)  route 9.139ns (85.651%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 70.320 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.408    13.369    UART_RECEIVER_n_35
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478    70.320    clk_uart
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.028    70.348    
                         clock uncertainty           -0.108    70.241    
    SLICE_X61Y126        FDRE (Setup_fdre_C_CE)      -0.413    69.828    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         69.828    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                 56.458    

Slack (MET) :             56.622ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 1.531ns (14.578%)  route 8.971ns (85.422%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.241    13.202    UART_RECEIVER_n_35
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.108    70.237    
    SLICE_X57Y126        FDRE (Setup_fdre_C_CE)      -0.413    69.824    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         69.824    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 56.622    

Slack (MET) :             56.768ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 1.531ns (14.730%)  route 8.863ns (85.270%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 70.318 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.132    13.093    UART_RECEIVER_n_35
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476    70.318    clk_uart
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.028    70.346    
                         clock uncertainty           -0.108    70.239    
    SLICE_X58Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.862    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         69.862    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                 56.768    

Slack (MET) :             56.818ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 1.536ns (14.927%)  route 8.754ns (85.073%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          3.024    12.990    UART_RECEIVER_n_105
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.108    70.237    
    SLICE_X57Y126        FDRE (Setup_fdre_C_R)       -0.429    69.808    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         69.808    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 56.818    

Slack (MET) :             56.965ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 1.531ns (15.014%)  route 8.666ns (84.986%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 70.318 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.936    12.897    UART_RECEIVER_n_35
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476    70.318    clk_uart
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism              0.028    70.346    
                         clock uncertainty           -0.108    70.239    
    SLICE_X60Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.862    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         69.862    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 56.965    

Slack (MET) :             56.984ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.173ns  (logic 1.531ns (15.049%)  route 8.642ns (84.951%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 70.314 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.912    12.873    UART_RECEIVER_n_35
    SLICE_X56Y124        FDRE                                         r  uart_data_frame_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.472    70.314    clk_uart
    SLICE_X56Y124        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.028    70.342    
                         clock uncertainty           -0.108    70.235    
    SLICE_X56Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.858    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         69.858    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                 56.984    

Slack (MET) :             56.993ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.116ns  (logic 1.536ns (15.184%)  route 8.580ns (84.816%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 70.317 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          2.850    12.816    UART_RECEIVER_n_105
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.475    70.317    clk_uart
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism              0.028    70.345    
                         clock uncertainty           -0.108    70.238    
    SLICE_X57Y122        FDRE (Setup_fdre_C_R)       -0.429    69.809    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                         69.809    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                 56.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC_D1/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD_D1/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.209%)  route 0.151ns (51.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.556     0.686    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X47Y113        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/Q
                         net (fo=5, routed)           0.151     0.978    UART_RECEIVER/data_byte[2]
    SLICE_X45Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.827     0.918    UART_RECEIVER/clk_uart
    SLICE_X45Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
                         clock pessimism             -0.194     0.724    
    SLICE_X45Y112        FDRE (Hold_fdre_C_D)         0.070     0.794    UART_RECEIVER/data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.555     0.685    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X46Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     0.849 r  UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/Q
                         net (fo=1, routed)           0.082     0.931    UART_RECEIVER/UART_BYTE_RECEIVER/last_rx
    SLICE_X47Y116        LUT6 (Prop_lut6_I2_O)        0.045     0.976 r  UART_RECEIVER/UART_BYTE_RECEIVER/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.976    UART_RECEIVER/UART_BYTE_RECEIVER/state[0]_i_1_n_0
    SLICE_X47Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.824     0.914    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X47Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/C
                         clock pessimism             -0.216     0.698    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.091     0.789    UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_clk_wiz_0
Waveform(ns):       { 0.000 33.889 }
Period(ns):         67.778
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         67.778      65.623     BUFGCTRL_X0Y16  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         67.778      66.529     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X43Y110   FSM_sequential_operating_mode_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X45Y109   FSM_sequential_operating_mode_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y100    LED_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y111    LED_reg[15]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y100    LED_reg[15]_lopt_replica_10/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y100    LED_reg[15]_lopt_replica_11/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y100    LED_reg[15]_lopt_replica_12/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y100    LED_reg[15]_lopt_replica_13/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       67.778      92.222     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0_1

Setup :          415  Failing Endpoints,  Worst Slack       -1.547ns,  Total Violation     -200.064ns
Hold  :          912  Failing Endpoints,  Worst Slack       -1.226ns,  Total Violation     -454.415ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.547ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.435ns  (logic 4.739ns (35.273%)  route 8.696ns (64.727%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[1])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[1]
                         net (fo=1, routed)           2.272    16.129    vpu_hsa/uart_data_frame[1]_i_3_psdsp_n_1
    SLICE_X58Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.488    14.685    vpu_hsa/p_0_out
    SLICE_X58Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.706    
                         clock uncertainty           -0.077    14.629    
    SLICE_X58Y121        FDRE (Setup_fdre_C_D)       -0.047    14.582    vpu_hsa/uart_data_frame[1]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.479ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 4.739ns (36.323%)  route 8.308ns (63.677%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[10]
                         net (fo=1, routed)           1.884    15.741    vpu_hsa/uart_data_frame[10]_i_3_psdsp_n_1
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.164    14.362    vpu_hsa/p_0_out
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.383    
                         clock uncertainty           -0.077    14.306    
    SLICE_X54Y114        FDRE (Setup_fdre_C_D)       -0.045    14.261    vpu_hsa/uart_data_frame[10]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 -1.479    

Slack (VIOLATED) :        -1.402ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[2]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.173ns  (logic 4.739ns (35.976%)  route 8.434ns (64.024%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[2]
                         net (fo=1, routed)           2.009    15.866    vpu_hsa/uart_data_frame[2]_i_2_psdsp_n
    SLICE_X57Y120        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.390    14.588    vpu_hsa/p_0_out
    SLICE_X57Y120        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_2_psdsp/C
                         clock pessimism              0.020    14.608    
                         clock uncertainty           -0.077    14.532    
    SLICE_X57Y120        FDRE (Setup_fdre_C_D)       -0.067    14.465    vpu_hsa/uart_data_frame[2]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                 -1.402    

Slack (VIOLATED) :        -1.398ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.293ns  (logic 4.739ns (35.649%)  route 8.554ns (64.351%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[6]
                         net (fo=1, routed)           2.130    15.987    vpu_hsa/uart_data_frame[6]_i_3_psdsp_n_1
    SLICE_X59Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.494    14.692    vpu_hsa/p_0_out
    SLICE_X59Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.713    
                         clock uncertainty           -0.077    14.636    
    SLICE_X59Y125        FDRE (Setup_fdre_C_D)       -0.047    14.589    vpu_hsa/uart_data_frame[6]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 -1.398    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.739ns (35.943%)  route 8.446ns (64.057%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 14.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[14]
                         net (fo=1, routed)           2.022    15.879    vpu_hsa/uart_data_frame[14]_i_3_psdsp_n_1
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.440    14.638    vpu_hsa/p_0_out
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.659    
                         clock uncertainty           -0.077    14.582    
    SLICE_X57Y129        FDRE (Setup_fdre_C_D)       -0.081    14.501    vpu_hsa/uart_data_frame[14]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -15.879    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[13]_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.248ns  (logic 4.739ns (35.773%)  route 8.509ns (64.227%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.807     9.879    vpu_hsa/A[14]
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.720 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[13]
                         net (fo=1, routed)           2.222    15.941    vpu_hsa/uart_data_frame[13]_i_3_psdsp_n
    SLICE_X59Y127        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.507    14.705    vpu_hsa/p_0_out
    SLICE_X59Y127        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
                         clock pessimism              0.020    14.726    
                         clock uncertainty           -0.077    14.649    
    SLICE_X59Y127        FDRE (Setup_fdre_C_D)       -0.067    14.582    vpu_hsa/uart_data_frame[13]_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[3]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 4.739ns (36.060%)  route 8.403ns (63.940%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 14.623 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[3]
                         net (fo=1, routed)           1.979    15.836    vpu_hsa/uart_data_frame[3]_i_2_psdsp_n
    SLICE_X59Y118        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.425    14.623    vpu_hsa/p_0_out
    SLICE_X59Y118        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
                         clock pessimism              0.020    14.643    
                         clock uncertainty           -0.077    14.567    
    SLICE_X59Y118        FDRE (Setup_fdre_C_D)       -0.081    14.486    vpu_hsa/uart_data_frame[3]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -15.836    
  -------------------------------------------------------------------
                         slack                                 -1.350    

Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[12]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 4.739ns (36.959%)  route 8.083ns (63.041%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[12]
                         net (fo=1, routed)           1.659    15.516    vpu_hsa/uart_data_frame[12]_i_2_psdsp_n
    SLICE_X54Y110        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.068    14.266    vpu_hsa/p_0_out
    SLICE_X54Y110        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_2_psdsp/C
                         clock pessimism              0.020    14.286    
                         clock uncertainty           -0.077    14.210    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.031    14.179    vpu_hsa/uart_data_frame[12]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 -1.337    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[5].col[7].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.744ns (12.791%)  route 5.073ns (87.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.620     2.705    clk100
    SLICE_X41Y111        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419     3.124 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.362     4.486    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.325     4.811 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.710     8.521    vpu_hsa/row[5].col[7].mac/E[0]
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.506     7.570    vpu_hsa/row[5].col[7].mac/clk100
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.670    
                         clock uncertainty           -0.077     7.593    
    SLICE_X13Y140        FDRE (Setup_fdre_C_CE)      -0.406     7.187    vpu_hsa/row[5].col[7].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[5].col[7].mac/weight_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.744ns (12.791%)  route 5.073ns (87.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.620     2.705    clk100
    SLICE_X41Y111        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419     3.124 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.362     4.486    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.325     4.811 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.710     8.521    vpu_hsa/row[5].col[7].mac/E[0]
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.506     7.570    vpu_hsa/row[5].col[7].mac/clk100
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.670    
                         clock uncertainty           -0.077     7.593    
    SLICE_X13Y140        FDRE (Setup_fdre_C_CE)      -0.406     7.187    vpu_hsa/row[5].col[7].mac/weight_reg[2]
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -1.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_153_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_143_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_142_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_141_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_140_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_139_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_138_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_137_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_136_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.226ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_135_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.452    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y31     vpu_hsa/row[0].col[0].left_latches_reg[0][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y32     vpu_hsa/row[0].col[1].left_latches_reg[0][1]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y33     vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y34     vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y35     vpu_hsa/row[0].col[4].left_latches_reg[0][4]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y36     vpu_hsa/row[0].col[5].left_latches_reg[0][5]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y37     vpu_hsa/row[0].col[6].left_latches_reg[0][6]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X1Y41     vpu_hsa/row[1].col[0].left_latches_reg[1][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X1Y42     vpu_hsa/row[1].col[1].left_latches_reg[1][1]/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y108   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y108   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y104   act_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y104   act_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y106   act_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y106   act_value_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y108   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y108   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y104   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y104   act_value_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y104   act_value_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y106   act_value_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y106   act_value_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       56.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.993ns  (logic 1.531ns (13.927%)  route 9.462ns (86.073%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.732    13.693    UART_RECEIVER_n_35
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479    70.321    clk_uart
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.104    70.245    
    SLICE_X60Y127        FDRE (Setup_fdre_C_CE)      -0.377    69.868    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         69.868    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.297ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 1.536ns (14.322%)  route 9.189ns (85.678%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          3.459    13.425    UART_RECEIVER_n_105
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479    70.321    clk_uart
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.104    70.245    
    SLICE_X60Y127        FDRE (Setup_fdre_C_R)       -0.524    69.721    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         69.721    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                 56.297    

Slack (MET) :             56.372ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.792ns  (logic 1.531ns (14.187%)  route 9.261ns (85.813%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.530    13.491    UART_RECEIVER_n_35
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.104    70.240    
    SLICE_X54Y127        FDRE (Setup_fdre_C_CE)      -0.377    69.863    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         69.863    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                 56.372    

Slack (MET) :             56.462ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.670ns  (logic 1.531ns (14.349%)  route 9.139ns (85.651%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 70.320 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.408    13.369    UART_RECEIVER_n_35
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478    70.320    clk_uart
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.028    70.348    
                         clock uncertainty           -0.104    70.244    
    SLICE_X61Y126        FDRE (Setup_fdre_C_CE)      -0.413    69.831    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         69.831    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                 56.462    

Slack (MET) :             56.625ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 1.531ns (14.578%)  route 8.971ns (85.422%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.241    13.202    UART_RECEIVER_n_35
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.104    70.240    
    SLICE_X57Y126        FDRE (Setup_fdre_C_CE)      -0.413    69.827    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         69.827    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 56.625    

Slack (MET) :             56.772ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 1.531ns (14.730%)  route 8.863ns (85.270%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 70.318 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.132    13.093    UART_RECEIVER_n_35
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476    70.318    clk_uart
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.028    70.346    
                         clock uncertainty           -0.104    70.242    
    SLICE_X58Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.865    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         69.865    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                 56.772    

Slack (MET) :             56.822ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 1.536ns (14.927%)  route 8.754ns (85.073%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          3.024    12.990    UART_RECEIVER_n_105
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.104    70.240    
    SLICE_X57Y126        FDRE (Setup_fdre_C_R)       -0.429    69.811    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         69.811    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 56.822    

Slack (MET) :             56.968ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 1.531ns (15.014%)  route 8.666ns (84.986%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 70.318 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.936    12.897    UART_RECEIVER_n_35
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476    70.318    clk_uart
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism              0.028    70.346    
                         clock uncertainty           -0.104    70.242    
    SLICE_X60Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.865    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         69.865    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 56.968    

Slack (MET) :             56.988ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.173ns  (logic 1.531ns (15.049%)  route 8.642ns (84.951%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 70.314 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.912    12.873    UART_RECEIVER_n_35
    SLICE_X56Y124        FDRE                                         r  uart_data_frame_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.472    70.314    clk_uart
    SLICE_X56Y124        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.028    70.342    
                         clock uncertainty           -0.104    70.238    
    SLICE_X56Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.861    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         69.861    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                 56.988    

Slack (MET) :             56.996ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.116ns  (logic 1.536ns (15.184%)  route 8.580ns (84.816%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 70.317 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          2.850    12.816    UART_RECEIVER_n_105
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.475    70.317    clk_uart
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism              0.028    70.345    
                         clock uncertainty           -0.104    70.241    
    SLICE_X57Y122        FDRE (Setup_fdre_C_R)       -0.429    69.812    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                         69.812    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                 56.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC_D1/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD_D1/CLK
                         clock pessimism             -0.214     0.707    
    SLICE_X42Y109        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.017    acts_sram_reg_0_7_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.209%)  route 0.151ns (51.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.556     0.686    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X47Y113        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/Q
                         net (fo=5, routed)           0.151     0.978    UART_RECEIVER/data_byte[2]
    SLICE_X45Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.827     0.918    UART_RECEIVER/clk_uart
    SLICE_X45Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
                         clock pessimism             -0.194     0.724    
    SLICE_X45Y112        FDRE (Hold_fdre_C_D)         0.070     0.794    UART_RECEIVER/data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.555     0.685    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X46Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     0.849 r  UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/Q
                         net (fo=1, routed)           0.082     0.931    UART_RECEIVER/UART_BYTE_RECEIVER/last_rx
    SLICE_X47Y116        LUT6 (Prop_lut6_I2_O)        0.045     0.976 r  UART_RECEIVER/UART_BYTE_RECEIVER/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.976    UART_RECEIVER/UART_BYTE_RECEIVER/state[0]_i_1_n_0
    SLICE_X47Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.824     0.914    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X47Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/C
                         clock pessimism             -0.216     0.698    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.091     0.789    UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_clk_wiz_0_1
Waveform(ns):       { 0.000 33.889 }
Period(ns):         67.778
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         67.778      65.623     BUFGCTRL_X0Y16  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         67.778      66.529     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X43Y110   FSM_sequential_operating_mode_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X45Y109   FSM_sequential_operating_mode_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y100    LED_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y111    LED_reg[15]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y100    LED_reg[15]_lopt_replica_10/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y100    LED_reg[15]_lopt_replica_11/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y100    LED_reg[15]_lopt_replica_12/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y100    LED_reg[15]_lopt_replica_13/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       67.778      92.222     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X56Y104   acts_sram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :          334  Failing Endpoints,  Worst Slack       -2.238ns,  Total Violation     -540.808ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][4][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.686ns  (logic 0.794ns (29.558%)  route 1.892ns (70.442%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X55Y98         FDRE                                         r  weights_sram_reg[5][4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[5][4][15]/Q
                         net (fo=1, routed)           0.873   342.929    weights_sram_reg_n_0_[5][4][15]
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124   343.053 r  weight_col_bus[4][15]_i_3/O
                         net (fo=1, routed)           0.000   343.053    weight_col_bus[4][15]_i_3_n_0
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I1_O)      0.214   343.267 r  weight_col_bus_reg[4][15]_i_1/O
                         net (fo=1, routed)           1.020   344.286    weight_col_bus_reg[4][15]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  weight_col_bus_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.489   342.553    clk100
    SLICE_X52Y100        FDRE                                         r  weight_col_bus_reg[4][15]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.228   342.262    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)       -0.213   342.049    weight_col_bus_reg[4][15]
  -------------------------------------------------------------------
                         required time                        342.049    
                         arrival time                        -344.286    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 weights_sram_reg[1][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.652ns  (logic 0.880ns (33.182%)  route 1.772ns (66.818%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.720ns = ( 341.609 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.635   341.609    clk_uart
    SLICE_X42Y96         FDRE                                         r  weights_sram_reg[1][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518   342.127 r  weights_sram_reg[1][0][11]/Q
                         net (fo=1, routed)           0.826   342.953    weights_sram_reg_n_0_[1][0][11]
    SLICE_X43Y96         LUT6 (Prop_lut6_I3_O)        0.124   343.077 r  weight_col_bus[0][11]_i_2/O
                         net (fo=1, routed)           0.000   343.077    weight_col_bus[0][11]_i_2_n_0
    SLICE_X43Y96         MUXF7 (Prop_muxf7_I0_O)      0.238   343.315 r  weight_col_bus_reg[0][11]_i_1/O
                         net (fo=1, routed)           0.946   344.261    weight_col_bus_reg[0][11]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[0][11]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.228   342.291    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.236   342.055    weight_col_bus_reg[0][11]
  -------------------------------------------------------------------
                         required time                        342.055    
                         arrival time                        -344.261    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 weights_sram_reg[4][6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.576ns  (logic 0.825ns (32.033%)  route 1.751ns (67.967%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.725ns = ( 341.614 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.640   341.614    clk_uart
    SLICE_X35Y96         FDRE                                         r  weights_sram_reg[4][6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456   342.070 r  weights_sram_reg[4][6][3]/Q
                         net (fo=1, routed)           0.863   342.933    weights_sram_reg_n_0_[4][6][3]
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124   343.057 r  weight_col_bus[6][3]_i_3/O
                         net (fo=1, routed)           0.000   343.057    weight_col_bus[6][3]_i_3_n_0
    SLICE_X40Y97         MUXF7 (Prop_muxf7_I1_O)      0.245   343.302 r  weight_col_bus_reg[6][3]_i_1/O
                         net (fo=1, routed)           0.888   344.190    weight_col_bus_reg[6][3]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][3]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.228   342.291    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.214   342.077    weight_col_bus_reg[6][3]
  -------------------------------------------------------------------
                         required time                        342.077    
                         arrival time                        -344.190    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.056ns  (required time - arrival time)
  Source:                 weights_sram_reg[6][5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.533ns  (logic 0.933ns (36.838%)  route 1.600ns (63.161%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 342.581 - 340.000 ) 
    Source Clock Delay      (SCD):    2.709ns = ( 341.598 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.624   341.598    clk_uart
    SLICE_X39Y100        FDRE                                         r  weights_sram_reg[6][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.419   342.017 r  weights_sram_reg[6][5][7]/Q
                         net (fo=1, routed)           0.812   342.829    weights_sram_reg_n_0_[6][5][7]
    SLICE_X40Y99         LUT6 (Prop_lut6_I1_O)        0.297   343.126 r  weight_col_bus[5][7]_i_3/O
                         net (fo=1, routed)           0.000   343.126    weight_col_bus[5][7]_i_3_n_0
    SLICE_X40Y99         MUXF7 (Prop_muxf7_I1_O)      0.217   343.343 r  weight_col_bus_reg[5][7]_i_1/O
                         net (fo=1, routed)           0.788   344.130    weight_col_bus_reg[5][7]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  weight_col_bus_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.516   342.581    clk100
    SLICE_X43Y99         FDRE                                         r  weight_col_bus_reg[5][7]/C
                         clock pessimism             -0.064   342.517    
                         clock uncertainty           -0.228   342.289    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)       -0.215   342.074    weight_col_bus_reg[5][7]
  -------------------------------------------------------------------
                         required time                        342.074    
                         arrival time                        -344.130    
  -------------------------------------------------------------------
                         slack                                 -2.056    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 weights_sram_reg[3][6][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.354ns  (logic 0.930ns (39.501%)  route 1.424ns (60.499%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.725ns = ( 341.614 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.640   341.614    clk_uart
    SLICE_X39Y97         FDRE                                         r  weights_sram_reg[3][6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.419   342.033 r  weights_sram_reg[3][6][15]/Q
                         net (fo=1, routed)           0.796   342.830    weights_sram_reg_n_0_[3][6][15]
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.299   343.129 r  weight_col_bus[6][15]_i_2/O
                         net (fo=1, routed)           0.000   343.129    weight_col_bus[6][15]_i_2_n_0
    SLICE_X40Y97         MUXF7 (Prop_muxf7_I0_O)      0.212   343.341 r  weight_col_bus_reg[6][15]_i_1/O
                         net (fo=1, routed)           0.628   343.969    weight_col_bus_reg[6][15]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][15]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.228   342.291    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.218   342.073    weight_col_bus_reg[6][15]
  -------------------------------------------------------------------
                         required time                        342.073    
                         arrival time                        -343.969    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 weights_sram_reg[3][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.320ns  (logic 0.792ns (34.140%)  route 1.528ns (65.860%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 342.570 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X52Y98         FDRE                                         r  weights_sram_reg[3][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[3][4][11]/Q
                         net (fo=1, routed)           0.812   342.868    weights_sram_reg_n_0_[3][4][11]
    SLICE_X53Y98         LUT6 (Prop_lut6_I0_O)        0.124   342.992 r  weight_col_bus[4][11]_i_2/O
                         net (fo=1, routed)           0.000   342.992    weight_col_bus[4][11]_i_2_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I0_O)      0.212   343.204 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.716   343.920    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.505   342.570    clk100
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism             -0.064   342.506    
                         clock uncertainty           -0.228   342.278    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)       -0.215   342.063    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                        342.063    
                         arrival time                        -343.920    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.849ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            compute_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.562ns  (logic 0.704ns (27.476%)  route 1.858ns (72.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 342.564 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          1.216   343.262    operating_mode_reg[1]
    SLICE_X40Y110        LUT6 (Prop_lut6_I3_O)        0.124   343.386 f  compute_done_i_2/O
                         net (fo=1, routed)           0.643   344.029    compute_done_i_2_n_0
    SLICE_X40Y110        LUT4 (Prop_lut4_I2_O)        0.124   344.153 r  compute_done_i_1/O
                         net (fo=1, routed)           0.000   344.153    compute_done_i_1_n_0
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.500   342.564    clk100
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/C
                         clock pessimism             -0.064   342.500    
                         clock uncertainty           -0.228   342.273    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.031   342.304    compute_done_reg
  -------------------------------------------------------------------
                         required time                        342.304    
                         arrival time                        -344.153    
  -------------------------------------------------------------------
                         slack                                 -1.849    

Slack (VIOLATED) :        -1.832ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.273ns  (logic 0.825ns (36.290%)  route 1.448ns (63.710%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 342.569 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X55Y98         FDRE                                         r  weights_sram_reg[5][4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[5][4][13]/Q
                         net (fo=1, routed)           0.799   342.855    weights_sram_reg_n_0_[5][4][13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I3_O)        0.124   342.979 r  weight_col_bus[4][13]_i_3/O
                         net (fo=1, routed)           0.000   342.979    weight_col_bus[4][13]_i_3_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I1_O)      0.245   343.224 r  weight_col_bus_reg[4][13]_i_1/O
                         net (fo=1, routed)           0.649   343.874    weight_col_bus_reg[4][13]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.504   342.569    clk100
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/C
                         clock pessimism             -0.064   342.505    
                         clock uncertainty           -0.228   342.277    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)       -0.236   342.041    weight_col_bus_reg[4][13]
  -------------------------------------------------------------------
                         required time                        342.041    
                         arrival time                        -343.874    
  -------------------------------------------------------------------
                         slack                                 -1.832    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.325ns  (logic 0.580ns (24.947%)  route 1.745ns (75.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 342.584 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          0.866   342.912    operating_mode_reg[1]
    SLICE_X41Y103        LUT3 (Prop_lut3_I0_O)        0.124   343.036 r  act_col_ix_tristate_oe[2]_i_1_replica_2/O
                         net (fo=8, routed)           0.879   343.916    act_col_ix_tristate_oe[2]_i_1_n_0_repN_2
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.519   342.584    clk100
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][8]/C
                         clock pessimism             -0.064   342.520    
                         clock uncertainty           -0.228   342.292    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205   342.087    weight_col_bus_reg[6][8]
  -------------------------------------------------------------------
                         required time                        342.087    
                         arrival time                        -343.916    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.325ns  (logic 0.580ns (24.947%)  route 1.745ns (75.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 342.584 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          0.866   342.912    operating_mode_reg[1]
    SLICE_X41Y103        LUT3 (Prop_lut3_I0_O)        0.124   343.036 r  act_col_ix_tristate_oe[2]_i_1_replica_2/O
                         net (fo=8, routed)           0.879   343.916    act_col_ix_tristate_oe[2]_i_1_n_0_repN_2
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.519   342.584    clk100
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][9]/C
                         clock pessimism             -0.064   342.520    
                         clock uncertainty           -0.228   342.292    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205   342.087    weight_col_bus_reg[6][9]
  -------------------------------------------------------------------
                         required time                        342.087    
                         arrival time                        -343.916    
  -------------------------------------------------------------------
                         slack                                 -1.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.390ns (67.963%)  route 0.184ns (32.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.184     1.263    act_value0[10]
    SLICE_X46Y106        FDRE                                         r  act_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X46Y106        FDRE                                         r  act_value_reg[10]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)        -0.015     1.222    act_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 weights_sram_reg[4][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.251ns (40.912%)  route 0.363ns (59.088%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.565     0.695    clk_uart
    SLICE_X55Y99         FDRE                                         r  weights_sram_reg[4][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  weights_sram_reg[4][4][11]/Q
                         net (fo=1, routed)           0.125     0.961    weights_sram_reg_n_0_[4][4][11]
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.006 r  weight_col_bus[4][11]_i_3/O
                         net (fo=1, routed)           0.000     1.006    weight_col_bus[4][11]_i_3_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I1_O)      0.065     1.071 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.237     1.308    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.835     0.925    clk100
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.228     1.241    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.015     1.256    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.390ns (66.239%)  route 0.199ns (33.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X56Y104        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.199     1.278    act_value0[4]
    SLICE_X56Y111        FDRE                                         r  act_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.827     0.917    clk100
    SLICE_X56Y111        FDRE                                         r  act_value_reg[4]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.228     1.233    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)        -0.008     1.225    act_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.388ns (57.572%)  route 0.286ns (42.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.286     1.365    act_value0[15]
    SLICE_X43Y109        FDRE                                         r  act_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y109        FDRE                                         r  act_value_reg[15]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X43Y109        FDRE (Hold_fdre_C_D)         0.066     1.303    act_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.257ns (41.765%)  route 0.358ns (58.235%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.565     0.695    clk_uart
    SLICE_X53Y97         FDRE                                         r  weights_sram_reg[2][4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  weights_sram_reg[2][4][13]/Q
                         net (fo=1, routed)           0.138     0.974    weights_sram_reg_n_0_[2][4][13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.019 r  weight_col_bus[4][13]_i_2/O
                         net (fo=1, routed)           0.000     1.019    weight_col_bus[4][13]_i_2_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I0_O)      0.071     1.090 r  weight_col_bus_reg[4][13]_i_1/O
                         net (fo=1, routed)           0.220     1.310    weight_col_bus_reg[4][13]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.008     1.248    weight_col_bus_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.386ns (58.104%)  route 0.278ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.075 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.278     1.353    act_value0[11]
    SLICE_X42Y105        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X42Y105        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X42Y105        FDRE (Hold_fdre_C_D)         0.052     1.290    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.492ns (80.322%)  route 0.121ns (19.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.183 r  acts_sram_reg_0_7_12_15/RAMA/O
                         net (fo=1, routed)           0.121     1.303    act_value0[12]
    SLICE_X41Y110        FDRE                                         r  act_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.832     0.922    clk100
    SLICE_X41Y110        FDRE                                         r  act_value_reg[12]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X41Y110        FDRE (Hold_fdre_C_D)         0.000     1.238    act_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.394ns (65.772%)  route 0.205ns (34.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.083 r  acts_sram_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.205     1.288    act_value0[8]
    SLICE_X50Y105        FDRE                                         r  act_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.829     0.919    clk100
    SLICE_X50Y105        FDRE                                         r  act_value_reg[8]/C
                         clock pessimism              0.089     1.007    
                         clock uncertainty            0.228     1.235    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)        -0.021     1.214    act_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.388ns (55.053%)  route 0.317ns (44.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X56Y104        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.077 r  acts_sram_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.317     1.394    act_value0[3]
    SLICE_X41Y104        FDRE                                         r  act_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X41Y104        FDRE                                         r  act_value_reg[3]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X41Y104        FDRE (Hold_fdre_C_D)         0.076     1.316    act_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.388ns (54.962%)  route 0.318ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.077 r  acts_sram_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.318     1.395    act_value0[9]
    SLICE_X44Y104        FDRE                                         r  act_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X44Y104        FDRE                                         r  act_value_reg[9]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X44Y104        FDRE (Hold_fdre_C_D)         0.072     1.310    act_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0

Setup :          415  Failing Endpoints,  Worst Slack       -1.548ns,  Total Violation     -200.432ns
Hold  :         1056  Failing Endpoints,  Worst Slack       -1.303ns,  Total Violation     -529.594ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.548ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.435ns  (logic 4.739ns (35.273%)  route 8.696ns (64.727%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[1])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[1]
                         net (fo=1, routed)           2.272    16.129    vpu_hsa/uart_data_frame[1]_i_3_psdsp_n_1
    SLICE_X58Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.488    14.685    vpu_hsa/p_0_out
    SLICE_X58Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.706    
                         clock uncertainty           -0.077    14.629    
    SLICE_X58Y121        FDRE (Setup_fdre_C_D)       -0.047    14.582    vpu_hsa/uart_data_frame[1]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                 -1.548    

Slack (VIOLATED) :        -1.480ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 4.739ns (36.323%)  route 8.308ns (63.677%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[10]
                         net (fo=1, routed)           1.884    15.741    vpu_hsa/uart_data_frame[10]_i_3_psdsp_n_1
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.164    14.362    vpu_hsa/p_0_out
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.383    
                         clock uncertainty           -0.077    14.305    
    SLICE_X54Y114        FDRE (Setup_fdre_C_D)       -0.045    14.260    vpu_hsa/uart_data_frame[10]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 -1.480    

Slack (VIOLATED) :        -1.403ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[2]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.173ns  (logic 4.739ns (35.976%)  route 8.434ns (64.024%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[2]
                         net (fo=1, routed)           2.009    15.866    vpu_hsa/uart_data_frame[2]_i_2_psdsp_n
    SLICE_X57Y120        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.390    14.588    vpu_hsa/p_0_out
    SLICE_X57Y120        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_2_psdsp/C
                         clock pessimism              0.020    14.608    
                         clock uncertainty           -0.077    14.531    
    SLICE_X57Y120        FDRE (Setup_fdre_C_D)       -0.067    14.464    vpu_hsa/uart_data_frame[2]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                 -1.403    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.293ns  (logic 4.739ns (35.649%)  route 8.554ns (64.351%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[6]
                         net (fo=1, routed)           2.130    15.987    vpu_hsa/uart_data_frame[6]_i_3_psdsp_n_1
    SLICE_X59Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.494    14.692    vpu_hsa/p_0_out
    SLICE_X59Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.713    
                         clock uncertainty           -0.077    14.635    
    SLICE_X59Y125        FDRE (Setup_fdre_C_D)       -0.047    14.588    vpu_hsa/uart_data_frame[6]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 -1.399    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.739ns (35.943%)  route 8.446ns (64.057%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 14.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[14]
                         net (fo=1, routed)           2.022    15.879    vpu_hsa/uart_data_frame[14]_i_3_psdsp_n_1
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.440    14.638    vpu_hsa/p_0_out
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.659    
                         clock uncertainty           -0.077    14.581    
    SLICE_X57Y129        FDRE (Setup_fdre_C_D)       -0.081    14.500    vpu_hsa/uart_data_frame[14]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -15.879    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[13]_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.248ns  (logic 4.739ns (35.773%)  route 8.509ns (64.227%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.807     9.879    vpu_hsa/A[14]
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.720 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[13]
                         net (fo=1, routed)           2.222    15.941    vpu_hsa/uart_data_frame[13]_i_3_psdsp_n
    SLICE_X59Y127        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.507    14.705    vpu_hsa/p_0_out
    SLICE_X59Y127        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
                         clock pessimism              0.020    14.726    
                         clock uncertainty           -0.077    14.648    
    SLICE_X59Y127        FDRE (Setup_fdre_C_D)       -0.067    14.581    vpu_hsa/uart_data_frame[13]_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 -1.360    

Slack (VIOLATED) :        -1.351ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[3]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 4.739ns (36.060%)  route 8.403ns (63.940%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 14.623 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[3]
                         net (fo=1, routed)           1.979    15.836    vpu_hsa/uart_data_frame[3]_i_2_psdsp_n
    SLICE_X59Y118        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.425    14.623    vpu_hsa/p_0_out
    SLICE_X59Y118        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
                         clock pessimism              0.020    14.643    
                         clock uncertainty           -0.077    14.566    
    SLICE_X59Y118        FDRE (Setup_fdre_C_D)       -0.081    14.485    vpu_hsa/uart_data_frame[3]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -15.836    
  -------------------------------------------------------------------
                         slack                                 -1.351    

Slack (VIOLATED) :        -1.338ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[12]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 4.739ns (36.959%)  route 8.083ns (63.041%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[12]
                         net (fo=1, routed)           1.659    15.516    vpu_hsa/uart_data_frame[12]_i_2_psdsp_n
    SLICE_X54Y110        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.068    14.266    vpu_hsa/p_0_out
    SLICE_X54Y110        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_2_psdsp/C
                         clock pessimism              0.020    14.286    
                         clock uncertainty           -0.077    14.209    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.031    14.178    vpu_hsa/uart_data_frame[12]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 -1.338    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[5].col[7].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.744ns (12.791%)  route 5.073ns (87.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.620     2.705    clk100
    SLICE_X41Y111        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419     3.124 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.362     4.486    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.325     4.811 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.710     8.521    vpu_hsa/row[5].col[7].mac/E[0]
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.506     7.570    vpu_hsa/row[5].col[7].mac/clk100
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.670    
                         clock uncertainty           -0.077     7.593    
    SLICE_X13Y140        FDRE (Setup_fdre_C_CE)      -0.406     7.187    vpu_hsa/row[5].col[7].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -1.335    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[5].col[7].mac/weight_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.744ns (12.791%)  route 5.073ns (87.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.620     2.705    clk100
    SLICE_X41Y111        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419     3.124 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.362     4.486    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.325     4.811 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.710     8.521    vpu_hsa/row[5].col[7].mac/E[0]
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.506     7.570    vpu_hsa/row[5].col[7].mac/clk100
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.670    
                         clock uncertainty           -0.077     7.593    
    SLICE_X13Y140        FDRE (Setup_fdre_C_CE)      -0.406     7.187    vpu_hsa/row[5].col[7].mac/weight_reg[2]
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_153_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_143_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_142_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_141_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_140_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_139_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_138_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_137_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_136_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_135_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0

Setup :          334  Failing Endpoints,  Worst Slack       -2.234ns,  Total Violation     -539.568ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.234ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][4][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.686ns  (logic 0.794ns (29.558%)  route 1.892ns (70.442%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X55Y98         FDRE                                         r  weights_sram_reg[5][4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[5][4][15]/Q
                         net (fo=1, routed)           0.873   342.929    weights_sram_reg_n_0_[5][4][15]
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124   343.053 r  weight_col_bus[4][15]_i_3/O
                         net (fo=1, routed)           0.000   343.053    weight_col_bus[4][15]_i_3_n_0
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I1_O)      0.214   343.267 r  weight_col_bus_reg[4][15]_i_1/O
                         net (fo=1, routed)           1.020   344.286    weight_col_bus_reg[4][15]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  weight_col_bus_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.489   342.553    clk100
    SLICE_X52Y100        FDRE                                         r  weight_col_bus_reg[4][15]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.224   342.265    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)       -0.213   342.052    weight_col_bus_reg[4][15]
  -------------------------------------------------------------------
                         required time                        342.052    
                         arrival time                        -344.286    
  -------------------------------------------------------------------
                         slack                                 -2.234    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 weights_sram_reg[1][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.652ns  (logic 0.880ns (33.182%)  route 1.772ns (66.818%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.720ns = ( 341.609 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.635   341.609    clk_uart
    SLICE_X42Y96         FDRE                                         r  weights_sram_reg[1][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518   342.127 r  weights_sram_reg[1][0][11]/Q
                         net (fo=1, routed)           0.826   342.953    weights_sram_reg_n_0_[1][0][11]
    SLICE_X43Y96         LUT6 (Prop_lut6_I3_O)        0.124   343.077 r  weight_col_bus[0][11]_i_2/O
                         net (fo=1, routed)           0.000   343.077    weight_col_bus[0][11]_i_2_n_0
    SLICE_X43Y96         MUXF7 (Prop_muxf7_I0_O)      0.238   343.315 r  weight_col_bus_reg[0][11]_i_1/O
                         net (fo=1, routed)           0.946   344.261    weight_col_bus_reg[0][11]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[0][11]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.224   342.295    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.236   342.059    weight_col_bus_reg[0][11]
  -------------------------------------------------------------------
                         required time                        342.059    
                         arrival time                        -344.261    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 weights_sram_reg[4][6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.576ns  (logic 0.825ns (32.033%)  route 1.751ns (67.967%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.725ns = ( 341.614 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.640   341.614    clk_uart
    SLICE_X35Y96         FDRE                                         r  weights_sram_reg[4][6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456   342.070 r  weights_sram_reg[4][6][3]/Q
                         net (fo=1, routed)           0.863   342.933    weights_sram_reg_n_0_[4][6][3]
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124   343.057 r  weight_col_bus[6][3]_i_3/O
                         net (fo=1, routed)           0.000   343.057    weight_col_bus[6][3]_i_3_n_0
    SLICE_X40Y97         MUXF7 (Prop_muxf7_I1_O)      0.245   343.302 r  weight_col_bus_reg[6][3]_i_1/O
                         net (fo=1, routed)           0.888   344.190    weight_col_bus_reg[6][3]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][3]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.224   342.295    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.214   342.081    weight_col_bus_reg[6][3]
  -------------------------------------------------------------------
                         required time                        342.081    
                         arrival time                        -344.190    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.052ns  (required time - arrival time)
  Source:                 weights_sram_reg[6][5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.533ns  (logic 0.933ns (36.838%)  route 1.600ns (63.161%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 342.581 - 340.000 ) 
    Source Clock Delay      (SCD):    2.709ns = ( 341.598 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.624   341.598    clk_uart
    SLICE_X39Y100        FDRE                                         r  weights_sram_reg[6][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.419   342.017 r  weights_sram_reg[6][5][7]/Q
                         net (fo=1, routed)           0.812   342.829    weights_sram_reg_n_0_[6][5][7]
    SLICE_X40Y99         LUT6 (Prop_lut6_I1_O)        0.297   343.126 r  weight_col_bus[5][7]_i_3/O
                         net (fo=1, routed)           0.000   343.126    weight_col_bus[5][7]_i_3_n_0
    SLICE_X40Y99         MUXF7 (Prop_muxf7_I1_O)      0.217   343.343 r  weight_col_bus_reg[5][7]_i_1/O
                         net (fo=1, routed)           0.788   344.130    weight_col_bus_reg[5][7]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  weight_col_bus_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.516   342.581    clk100
    SLICE_X43Y99         FDRE                                         r  weight_col_bus_reg[5][7]/C
                         clock pessimism             -0.064   342.517    
                         clock uncertainty           -0.224   342.293    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)       -0.215   342.078    weight_col_bus_reg[5][7]
  -------------------------------------------------------------------
                         required time                        342.078    
                         arrival time                        -344.130    
  -------------------------------------------------------------------
                         slack                                 -2.052    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 weights_sram_reg[3][6][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.354ns  (logic 0.930ns (39.501%)  route 1.424ns (60.499%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.725ns = ( 341.614 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.640   341.614    clk_uart
    SLICE_X39Y97         FDRE                                         r  weights_sram_reg[3][6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.419   342.033 r  weights_sram_reg[3][6][15]/Q
                         net (fo=1, routed)           0.796   342.830    weights_sram_reg_n_0_[3][6][15]
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.299   343.129 r  weight_col_bus[6][15]_i_2/O
                         net (fo=1, routed)           0.000   343.129    weight_col_bus[6][15]_i_2_n_0
    SLICE_X40Y97         MUXF7 (Prop_muxf7_I0_O)      0.212   343.341 r  weight_col_bus_reg[6][15]_i_1/O
                         net (fo=1, routed)           0.628   343.969    weight_col_bus_reg[6][15]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][15]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.224   342.295    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.218   342.077    weight_col_bus_reg[6][15]
  -------------------------------------------------------------------
                         required time                        342.077    
                         arrival time                        -343.969    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.853ns  (required time - arrival time)
  Source:                 weights_sram_reg[3][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.320ns  (logic 0.792ns (34.140%)  route 1.528ns (65.860%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 342.570 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X52Y98         FDRE                                         r  weights_sram_reg[3][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[3][4][11]/Q
                         net (fo=1, routed)           0.812   342.868    weights_sram_reg_n_0_[3][4][11]
    SLICE_X53Y98         LUT6 (Prop_lut6_I0_O)        0.124   342.992 r  weight_col_bus[4][11]_i_2/O
                         net (fo=1, routed)           0.000   342.992    weight_col_bus[4][11]_i_2_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I0_O)      0.212   343.204 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.716   343.920    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.505   342.570    clk100
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism             -0.064   342.506    
                         clock uncertainty           -0.224   342.282    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)       -0.215   342.067    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                        342.067    
                         arrival time                        -343.920    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            compute_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.562ns  (logic 0.704ns (27.476%)  route 1.858ns (72.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 342.564 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          1.216   343.262    operating_mode_reg[1]
    SLICE_X40Y110        LUT6 (Prop_lut6_I3_O)        0.124   343.386 f  compute_done_i_2/O
                         net (fo=1, routed)           0.643   344.029    compute_done_i_2_n_0
    SLICE_X40Y110        LUT4 (Prop_lut4_I2_O)        0.124   344.153 r  compute_done_i_1/O
                         net (fo=1, routed)           0.000   344.153    compute_done_i_1_n_0
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.500   342.564    clk100
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/C
                         clock pessimism             -0.064   342.500    
                         clock uncertainty           -0.224   342.276    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.031   342.307    compute_done_reg
  -------------------------------------------------------------------
                         required time                        342.307    
                         arrival time                        -344.153    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.273ns  (logic 0.825ns (36.290%)  route 1.448ns (63.710%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 342.569 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X55Y98         FDRE                                         r  weights_sram_reg[5][4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[5][4][13]/Q
                         net (fo=1, routed)           0.799   342.855    weights_sram_reg_n_0_[5][4][13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I3_O)        0.124   342.979 r  weight_col_bus[4][13]_i_3/O
                         net (fo=1, routed)           0.000   342.979    weight_col_bus[4][13]_i_3_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I1_O)      0.245   343.224 r  weight_col_bus_reg[4][13]_i_1/O
                         net (fo=1, routed)           0.649   343.874    weight_col_bus_reg[4][13]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.504   342.569    clk100
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/C
                         clock pessimism             -0.064   342.505    
                         clock uncertainty           -0.224   342.281    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)       -0.236   342.045    weight_col_bus_reg[4][13]
  -------------------------------------------------------------------
                         required time                        342.045    
                         arrival time                        -343.874    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.825ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.325ns  (logic 0.580ns (24.947%)  route 1.745ns (75.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 342.584 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          0.866   342.912    operating_mode_reg[1]
    SLICE_X41Y103        LUT3 (Prop_lut3_I0_O)        0.124   343.036 r  act_col_ix_tristate_oe[2]_i_1_replica_2/O
                         net (fo=8, routed)           0.879   343.916    act_col_ix_tristate_oe[2]_i_1_n_0_repN_2
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.519   342.584    clk100
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][8]/C
                         clock pessimism             -0.064   342.520    
                         clock uncertainty           -0.224   342.296    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205   342.091    weight_col_bus_reg[6][8]
  -------------------------------------------------------------------
                         required time                        342.091    
                         arrival time                        -343.916    
  -------------------------------------------------------------------
                         slack                                 -1.825    

Slack (VIOLATED) :        -1.825ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.325ns  (logic 0.580ns (24.947%)  route 1.745ns (75.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 342.584 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          0.866   342.912    operating_mode_reg[1]
    SLICE_X41Y103        LUT3 (Prop_lut3_I0_O)        0.124   343.036 r  act_col_ix_tristate_oe[2]_i_1_replica_2/O
                         net (fo=8, routed)           0.879   343.916    act_col_ix_tristate_oe[2]_i_1_n_0_repN_2
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.519   342.584    clk100
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][9]/C
                         clock pessimism             -0.064   342.520    
                         clock uncertainty           -0.224   342.296    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205   342.091    weight_col_bus_reg[6][9]
  -------------------------------------------------------------------
                         required time                        342.091    
                         arrival time                        -343.916    
  -------------------------------------------------------------------
                         slack                                 -1.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.390ns (67.963%)  route 0.184ns (32.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.184     1.263    act_value0[10]
    SLICE_X46Y106        FDRE                                         r  act_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X46Y106        FDRE                                         r  act_value_reg[10]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)        -0.015     1.218    act_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 weights_sram_reg[4][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.251ns (40.912%)  route 0.363ns (59.088%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.565     0.695    clk_uart
    SLICE_X55Y99         FDRE                                         r  weights_sram_reg[4][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  weights_sram_reg[4][4][11]/Q
                         net (fo=1, routed)           0.125     0.961    weights_sram_reg_n_0_[4][4][11]
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.006 r  weight_col_bus[4][11]_i_3/O
                         net (fo=1, routed)           0.000     1.006    weight_col_bus[4][11]_i_3_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I1_O)      0.065     1.071 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.237     1.308    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.835     0.925    clk100
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.224     1.237    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.015     1.252    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.390ns (66.239%)  route 0.199ns (33.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X56Y104        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.199     1.278    act_value0[4]
    SLICE_X56Y111        FDRE                                         r  act_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.827     0.917    clk100
    SLICE_X56Y111        FDRE                                         r  act_value_reg[4]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.224     1.229    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)        -0.008     1.221    act_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.388ns (57.572%)  route 0.286ns (42.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.286     1.365    act_value0[15]
    SLICE_X43Y109        FDRE                                         r  act_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y109        FDRE                                         r  act_value_reg[15]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X43Y109        FDRE (Hold_fdre_C_D)         0.066     1.299    act_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.257ns (41.765%)  route 0.358ns (58.235%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.565     0.695    clk_uart
    SLICE_X53Y97         FDRE                                         r  weights_sram_reg[2][4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  weights_sram_reg[2][4][13]/Q
                         net (fo=1, routed)           0.138     0.974    weights_sram_reg_n_0_[2][4][13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.019 r  weight_col_bus[4][13]_i_2/O
                         net (fo=1, routed)           0.000     1.019    weight_col_bus[4][13]_i_2_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I0_O)      0.071     1.090 r  weight_col_bus_reg[4][13]_i_1/O
                         net (fo=1, routed)           0.220     1.310    weight_col_bus_reg[4][13]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.008     1.244    weight_col_bus_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.386ns (58.104%)  route 0.278ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.075 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.278     1.353    act_value0[11]
    SLICE_X42Y105        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X42Y105        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X42Y105        FDRE (Hold_fdre_C_D)         0.052     1.286    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.492ns (80.322%)  route 0.121ns (19.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.183 r  acts_sram_reg_0_7_12_15/RAMA/O
                         net (fo=1, routed)           0.121     1.303    act_value0[12]
    SLICE_X41Y110        FDRE                                         r  act_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.832     0.922    clk100
    SLICE_X41Y110        FDRE                                         r  act_value_reg[12]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X41Y110        FDRE (Hold_fdre_C_D)         0.000     1.234    act_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.394ns (65.772%)  route 0.205ns (34.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.083 r  acts_sram_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.205     1.288    act_value0[8]
    SLICE_X50Y105        FDRE                                         r  act_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.829     0.919    clk100
    SLICE_X50Y105        FDRE                                         r  act_value_reg[8]/C
                         clock pessimism              0.089     1.007    
                         clock uncertainty            0.224     1.231    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)        -0.021     1.210    act_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.388ns (55.053%)  route 0.317ns (44.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X56Y104        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.077 r  acts_sram_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.317     1.394    act_value0[3]
    SLICE_X41Y104        FDRE                                         r  act_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X41Y104        FDRE                                         r  act_value_reg[3]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X41Y104        FDRE (Hold_fdre_C_D)         0.076     1.312    act_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.388ns (54.962%)  route 0.318ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.077 r  acts_sram_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.318     1.395    act_value0[9]
    SLICE_X44Y104        FDRE                                         r  act_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X44Y104        FDRE                                         r  act_value_reg[9]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X44Y104        FDRE (Hold_fdre_C_D)         0.072     1.306    act_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0

Setup :           17  Failing Endpoints,  Worst Slack       -3.878ns,  Total Violation      -59.645ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.878ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.855ns  (logic 0.766ns (41.295%)  route 1.089ns (58.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 273.649 - 271.111 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 275.458 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.963   275.458    vpu_hsa/p_0_out
    SLICE_X56Y127        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDRE (Prop_fdre_C_Q)         0.518   275.976 r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.665   276.641    vpu_hsa/result[3]__0[14]
    SLICE_X57Y127        LUT6 (Prop_lut6_I0_O)        0.124   276.765 r  vpu_hsa/uart_data_frame[14]_i_2/O
                         net (fo=1, routed)           0.424   277.189    vpu_hsa/uart_data_frame[14]_i_2_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I0_O)        0.124   277.313 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000   277.313    vpu_hsa_n_0
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474   273.649    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism             -0.064   273.585    
                         clock uncertainty           -0.228   273.358    
    SLICE_X54Y127        FDRE (Setup_fdre_C_D)        0.077   273.435    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                        273.435    
                         arrival time                        -277.313    
  -------------------------------------------------------------------
                         slack                                 -3.878    

Slack (VIOLATED) :        -3.807ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.825ns  (logic 0.704ns (38.567%)  route 1.121ns (61.433%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.378ns = ( 275.378 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.883   275.378    vpu_hsa/p_0_out
    SLICE_X59Y122        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDRE (Prop_fdre_C_Q)         0.456   275.834 r  vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.708   276.542    vpu_hsa/result[1]__0[1]
    SLICE_X58Y122        LUT6 (Prop_lut6_I4_O)        0.124   276.666 r  vpu_hsa/uart_data_frame[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.413   277.079    vpu_hsa/uart_data_frame[1]_i_2_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I3_O)        0.124   277.203 r  vpu_hsa/uart_data_frame[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   277.203    vpu_hsa_n_14
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.481   273.656    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.228   273.365    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.031   273.396    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                        273.396    
                         arrival time                        -277.203    
  -------------------------------------------------------------------
                         slack                                 -3.807    

Slack (VIOLATED) :        -3.739ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[4]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.785ns  (logic 0.704ns (39.437%)  route 1.081ns (60.563%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 273.651 - 271.111 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 275.393 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.898   275.393    vpu_hsa/p_0_out
    SLICE_X59Y123        FDRE                                         r  vpu_hsa/uart_data_frame[4]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.456   275.849 r  vpu_hsa/uart_data_frame[4]_i_3_psdsp/Q
                         net (fo=1, routed)           0.658   276.507    vpu_hsa/result[2]__0[4]
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.124   276.631 r  vpu_hsa/uart_data_frame[4]_i_3_comp_1/O
                         net (fo=1, routed)           0.423   277.054    vpu_hsa/uart_data_frame[4]_i_3_n_0
    SLICE_X58Y124        LUT6 (Prop_lut6_I3_O)        0.124   277.178 r  vpu_hsa/uart_data_frame[4]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.178    vpu_hsa_n_5
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476   273.651    clk_uart
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism             -0.064   273.587    
                         clock uncertainty           -0.228   273.360    
    SLICE_X58Y124        FDRE (Setup_fdre_C_D)        0.079   273.439    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                        273.439    
                         arrival time                        -277.178    
  -------------------------------------------------------------------
                         slack                                 -3.739    

Slack (VIOLATED) :        -3.710ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.706ns  (logic 0.704ns (41.256%)  route 1.002ns (58.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 273.653 - 271.111 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 275.395 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.900   275.395    vpu_hsa/p_0_out
    SLICE_X59Y124        FDRE                                         r  vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.456   275.851 r  vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.599   276.450    vpu_hsa/result[0]__0[8]
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124   276.574 r  vpu_hsa/uart_data_frame[8]_i_2/O
                         net (fo=1, routed)           0.403   276.977    vpu_hsa/uart_data_frame[8]_i_2_n_0
    SLICE_X61Y126        LUT6 (Prop_lut6_I0_O)        0.124   277.101 r  vpu_hsa/uart_data_frame[8]_i_1/O
                         net (fo=1, routed)           0.000   277.101    vpu_hsa_n_4
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478   273.653    clk_uart
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism             -0.064   273.589    
                         clock uncertainty           -0.228   273.362    
    SLICE_X61Y126        FDRE (Setup_fdre_C_D)        0.029   273.391    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                        273.391    
                         arrival time                        -277.101    
  -------------------------------------------------------------------
                         slack                                 -3.710    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.751ns  (logic 0.704ns (40.197%)  route 1.047ns (59.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 273.651 - 271.111 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 275.395 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.900   275.395    vpu_hsa/p_0_out
    SLICE_X59Y124        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.456   275.851 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.638   276.489    vpu_hsa/result[3]__0[6]
    SLICE_X58Y124        LUT6 (Prop_lut6_I5_O)        0.124   276.613 r  vpu_hsa/uart_data_frame[6]_i_2_comp_1/O
                         net (fo=1, routed)           0.409   277.022    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X60Y124        LUT5 (Prop_lut5_I2_O)        0.124   277.146 r  vpu_hsa/uart_data_frame[6]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.146    vpu_hsa_n_12
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476   273.651    clk_uart
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.587    
                         clock uncertainty           -0.228   273.360    
    SLICE_X60Y124        FDRE (Setup_fdre_C_D)        0.077   273.437    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.437    
                         arrival time                        -277.146    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.672ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.280ns  (logic 0.890ns (39.037%)  route 1.390ns (60.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 273.655 - 271.111 ) 
    Source Clock Delay      (SCD):    4.833ns = ( 274.833 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.338   274.833    vpu_hsa/p_0_out
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.518   275.351 r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/Q
                         net (fo=1, routed)           0.491   275.843    vpu_hsa/result[7]__0[2]
    SLICE_X54Y114        LUT6 (Prop_lut6_I5_O)        0.124   275.967 r  vpu_hsa/uart_data_frame[2]_i_4/O
                         net (fo=1, routed)           0.589   276.556    vpu_hsa/uart_data_frame[2]_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I2_O)        0.124   276.680 f  vpu_hsa/uart_data_frame[2]_i_2/O
                         net (fo=1, routed)           0.309   276.989    vpu_hsa/uart_data_frame[2]_i_2_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.124   277.113 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000   277.113    vpu_hsa_n_7
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.480   273.655    clk_uart
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.591    
                         clock uncertainty           -0.228   273.364    
    SLICE_X54Y117        FDRE (Setup_fdre_C_D)        0.077   273.441    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.441    
                         arrival time                        -277.113    
  -------------------------------------------------------------------
                         slack                                 -3.672    

Slack (VIOLATED) :        -3.659ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.780ns  (logic 0.704ns (39.560%)  route 1.076ns (60.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 273.658 - 271.111 ) 
    Source Clock Delay      (SCD):    5.279ns = ( 275.279 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.784   275.279    vpu_hsa/p_0_out
    SLICE_X59Y119        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDRE (Prop_fdre_C_Q)         0.456   275.735 r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.680   276.415    vpu_hsa/result[3]__0[3]
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124   276.539 r  vpu_hsa/uart_data_frame[3]_i_3/O
                         net (fo=1, routed)           0.395   276.934    vpu_hsa/uart_data_frame[3]_i_3_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I2_O)        0.124   277.058 r  vpu_hsa/uart_data_frame[3]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.058    vpu_hsa_n_6
    SLICE_X61Y118        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.483   273.658    clk_uart
    SLICE_X61Y118        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.594    
                         clock uncertainty           -0.228   273.367    
    SLICE_X61Y118        FDRE (Setup_fdre_C_D)        0.032   273.399    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.399    
                         arrival time                        -277.058    
  -------------------------------------------------------------------
                         slack                                 -3.659    

Slack (VIOLATED) :        -3.619ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.668ns  (logic 0.704ns (42.198%)  route 0.964ns (57.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 275.393 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.898   275.393    vpu_hsa/p_0_out
    SLICE_X59Y123        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.456   275.849 r  vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.655   276.504    vpu_hsa/result[6]__0[5]
    SLICE_X59Y123        LUT6 (Prop_lut6_I1_O)        0.124   276.628 r  vpu_hsa/uart_data_frame[5]_i_3/O
                         net (fo=1, routed)           0.309   276.937    vpu_hsa/uart_data_frame[5]_i_3_n_0
    SLICE_X60Y122        LUT5 (Prop_lut5_I1_O)        0.124   277.061 r  vpu_hsa/uart_data_frame[5]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.061    vpu_hsa_n_13
    SLICE_X60Y122        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479   273.654    clk_uart
    SLICE_X60Y122        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X60Y122        FDRE (Setup_fdre_C_D)        0.079   273.442    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                        273.442    
                         arrival time                        -277.061    
  -------------------------------------------------------------------
                         slack                                 -3.619    

Slack (VIOLATED) :        -3.604ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.683ns  (logic 0.704ns (41.822%)  route 0.979ns (58.178%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 273.653 - 271.111 ) 
    Source Clock Delay      (SCD):    5.363ns = ( 275.363 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.869   275.363    vpu_hsa/p_0_out
    SLICE_X61Y122        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDRE (Prop_fdre_C_Q)         0.456   275.819 r  vpu_hsa/uart_data_frame[9]_i_3_psdsp/Q
                         net (fo=1, routed)           0.817   276.637    vpu_hsa/result[7]__0[9]
    SLICE_X58Y123        LUT6 (Prop_lut6_I0_O)        0.124   276.761 r  vpu_hsa/uart_data_frame[9]_i_3/O
                         net (fo=1, routed)           0.162   276.923    vpu_hsa/uart_data_frame[9]_i_3_n_0
    SLICE_X58Y123        LUT4 (Prop_lut4_I3_O)        0.124   277.047 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000   277.047    vpu_hsa_n_10
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478   273.653    clk_uart
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism             -0.064   273.589    
                         clock uncertainty           -0.228   273.362    
    SLICE_X58Y123        FDRE (Setup_fdre_C_D)        0.081   273.443    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                        273.443    
                         arrival time                        -277.047    
  -------------------------------------------------------------------
                         slack                                 -3.604    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.083ns  (logic 0.766ns (36.778%)  route 1.317ns (63.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 273.661 - 271.111 ) 
    Source Clock Delay      (SCD):    4.912ns = ( 274.912 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.418   274.912    vpu_hsa/p_0_out
    SLICE_X56Y102        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.518   275.430 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/Q
                         net (fo=1, routed)           0.545   275.975    vpu_hsa/result[6]__0[12]
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.124   276.099 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.772   276.871    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.124   276.995 r  vpu_hsa/uart_data_frame[12]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.995    vpu_hsa_n_1
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.486   273.661    clk_uart
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.597    
                         clock uncertainty           -0.228   273.370    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.031   273.401    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.401    
                         arrival time                        -276.995    
  -------------------------------------------------------------------
                         slack                                 -3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.988%)  route 0.589ns (76.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.560     0.690    clk100
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.141     0.831 r  compute_done_reg/Q
                         net (fo=2, routed)           0.344     1.175    UART_RECEIVER/compute_done
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.220 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.245     1.465    UART_RECEIVER_n_107
    SLICE_X43Y110        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.830     0.920    clk_uart
    SLICE_X43Y110        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.228     1.236    
    SLICE_X43Y110        FDRE (Hold_fdre_C_D)         0.072     1.308    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.231ns (46.356%)  route 0.267ns (53.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.536     1.499    vpu_hsa/p_0_out
    SLICE_X53Y111        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/Q
                         net (fo=1, routed)           0.158     1.798    vpu_hsa/result[1]__0[12]
    SLICE_X53Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  vpu_hsa/uart_data_frame[12]_i_3_comp/O
                         net (fo=1, routed)           0.109     1.952    vpu_hsa/uart_data_frame[12]_i_3_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.997 r  vpu_hsa/uart_data_frame[12]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.997    vpu_hsa_n_1
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.826     0.917    clk_uart
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.228     1.233    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.092     1.325    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.662     1.624    vpu_hsa/p_0_out
    SLICE_X55Y120        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141     1.765 r  vpu_hsa/uart_data_frame[10]_i_1_psdsp/Q
                         net (fo=1, routed)           0.201     1.967    vpu_hsa/result[6]__0[10]
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  vpu_hsa/uart_data_frame[10]_i_1/O
                         net (fo=1, routed)           0.000     2.012    vpu_hsa_n_3
    SLICE_X53Y120        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.817     0.907    clk_uart
    SLICE_X53Y120        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.089     0.995    
                         clock uncertainty            0.228     1.223    
    SLICE_X53Y120        FDRE (Hold_fdre_C_D)         0.092     1.315    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.254ns (50.148%)  route 0.252ns (49.852%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.681     1.643    vpu_hsa/p_0_out
    SLICE_X54Y119        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_fdre_C_Q)         0.164     1.807 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/Q
                         net (fo=1, routed)           0.106     1.914    vpu_hsa/result[2]__0[2]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.146     2.105    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000     2.150    vpu_hsa_n_7
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.910    clk_uart
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     0.998    
                         clock uncertainty            0.228     1.226    
    SLICE_X54Y117        FDRE (Hold_fdre_C_D)         0.120     1.346    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.362%)  route 0.219ns (48.638%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.733     1.696    vpu_hsa/p_0_out
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141     1.837 r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.108     1.945    vpu_hsa/result[4]__0[14]
    SLICE_X55Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  vpu_hsa/uart_data_frame[14]_i_3/O
                         net (fo=1, routed)           0.110     2.101    vpu_hsa/uart_data_frame[14]_i_3_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I2_O)        0.045     2.146 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000     2.146    vpu_hsa_n_0
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.814     0.905    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.089     0.993    
                         clock uncertainty            0.228     1.221    
    SLICE_X54Y127        FDRE (Hold_fdre_C_D)         0.120     1.341    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.254ns (53.384%)  route 0.222ns (46.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.719     1.682    vpu_hsa/p_0_out
    SLICE_X60Y123        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.164     1.846 r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.130     1.976    vpu_hsa/result[1]__0[9]
    SLICE_X58Y123        LUT6 (Prop_lut6_I3_O)        0.045     2.021 r  vpu_hsa/uart_data_frame[9]_i_2/O
                         net (fo=1, routed)           0.091     2.112    vpu_hsa/uart_data_frame[9]_i_2_n_0
    SLICE_X58Y123        LUT4 (Prop_lut4_I1_O)        0.045     2.157 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     2.157    vpu_hsa_n_10
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.816     0.906    clk_uart
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.089     0.994    
                         clock uncertainty            0.228     1.222    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.121     1.343    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.800%)  route 0.202ns (49.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.758     1.721    vpu_hsa/p_0_out
    SLICE_X60Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/Q
                         net (fo=1, routed)           0.202     2.087    vpu_hsa/result[7]__0[1]
    SLICE_X59Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.132 r  vpu_hsa/uart_data_frame[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.132    vpu_hsa_n_14
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.909    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.228     1.225    
    SLICE_X59Y121        FDRE (Hold_fdre_C_D)         0.092     1.317    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.669%)  route 0.100ns (28.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.814     1.777    vpu_hsa/p_0_out
    SLICE_X56Y126        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.164     1.941 r  vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.049     1.990    vpu_hsa/result[6]__0[15]
    SLICE_X57Y126        LUT6 (Prop_lut6_I1_O)        0.045     2.035 r  vpu_hsa/uart_data_frame[15]_i_3/O
                         net (fo=1, routed)           0.051     2.086    vpu_hsa/uart_data_frame[15]_i_3_n_0
    SLICE_X57Y126        LUT5 (Prop_lut5_I1_O)        0.045     2.131 r  vpu_hsa/uart_data_frame[15]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.131    vpu_hsa_n_8
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.814     0.904    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.089     0.992    
                         clock uncertainty            0.228     1.220    
    SLICE_X57Y126        FDRE (Hold_fdre_C_D)         0.091     1.311    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.779%)  route 0.433ns (65.221%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.510     1.473    vpu_hsa/p_0_out
    SLICE_X35Y121        FDRE                                         r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.351     1.965    vpu_hsa/result[0]__0[7]
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  vpu_hsa/uart_data_frame[7]_i_2/O
                         net (fo=1, routed)           0.082     2.092    vpu_hsa/uart_data_frame[7]_i_2_n_0
    SLICE_X57Y122        LUT4 (Prop_lut4_I1_O)        0.045     2.137 r  vpu_hsa/uart_data_frame[7]_i_1/O
                         net (fo=1, routed)           0.000     2.137    vpu_hsa_n_11
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.816     0.906    clk_uart
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism              0.089     0.994    
                         clock uncertainty            0.228     1.222    
    SLICE_X57Y122        FDRE (Hold_fdre_C_D)         0.092     1.314    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.185ns (41.004%)  route 0.266ns (58.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.758     1.721    vpu_hsa/p_0_out
    SLICE_X61Y121        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  vpu_hsa/uart_data_frame[0]_i_2_psdsp/Q
                         net (fo=1, routed)           0.266     2.128    vpu_hsa/result[2]__0[0]
    SLICE_X59Y121        LUT5 (Prop_lut5_I3_O)        0.044     2.172 r  vpu_hsa/uart_data_frame[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.172    vpu_hsa_n_15
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.909    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.228     1.225    
    SLICE_X59Y121        FDRE (Hold_fdre_C_D)         0.107     1.332    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.840    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0

Setup :           17  Failing Endpoints,  Worst Slack       -3.878ns,  Total Violation      -59.645ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.878ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.855ns  (logic 0.766ns (41.295%)  route 1.089ns (58.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 273.649 - 271.111 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 275.458 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.963   275.458    vpu_hsa/p_0_out
    SLICE_X56Y127        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDRE (Prop_fdre_C_Q)         0.518   275.976 r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.665   276.641    vpu_hsa/result[3]__0[14]
    SLICE_X57Y127        LUT6 (Prop_lut6_I0_O)        0.124   276.765 r  vpu_hsa/uart_data_frame[14]_i_2/O
                         net (fo=1, routed)           0.424   277.189    vpu_hsa/uart_data_frame[14]_i_2_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I0_O)        0.124   277.313 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000   277.313    vpu_hsa_n_0
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474   273.649    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism             -0.064   273.585    
                         clock uncertainty           -0.228   273.358    
    SLICE_X54Y127        FDRE (Setup_fdre_C_D)        0.077   273.435    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                        273.435    
                         arrival time                        -277.313    
  -------------------------------------------------------------------
                         slack                                 -3.878    

Slack (VIOLATED) :        -3.807ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.825ns  (logic 0.704ns (38.567%)  route 1.121ns (61.433%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.378ns = ( 275.378 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.883   275.378    vpu_hsa/p_0_out
    SLICE_X59Y122        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDRE (Prop_fdre_C_Q)         0.456   275.834 r  vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.708   276.542    vpu_hsa/result[1]__0[1]
    SLICE_X58Y122        LUT6 (Prop_lut6_I4_O)        0.124   276.666 r  vpu_hsa/uart_data_frame[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.413   277.079    vpu_hsa/uart_data_frame[1]_i_2_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I3_O)        0.124   277.203 r  vpu_hsa/uart_data_frame[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   277.203    vpu_hsa_n_14
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.481   273.656    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.228   273.365    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.031   273.396    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                        273.396    
                         arrival time                        -277.203    
  -------------------------------------------------------------------
                         slack                                 -3.807    

Slack (VIOLATED) :        -3.739ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[4]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.785ns  (logic 0.704ns (39.437%)  route 1.081ns (60.563%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 273.651 - 271.111 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 275.393 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.898   275.393    vpu_hsa/p_0_out
    SLICE_X59Y123        FDRE                                         r  vpu_hsa/uart_data_frame[4]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.456   275.849 r  vpu_hsa/uart_data_frame[4]_i_3_psdsp/Q
                         net (fo=1, routed)           0.658   276.507    vpu_hsa/result[2]__0[4]
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.124   276.631 r  vpu_hsa/uart_data_frame[4]_i_3_comp_1/O
                         net (fo=1, routed)           0.423   277.054    vpu_hsa/uart_data_frame[4]_i_3_n_0
    SLICE_X58Y124        LUT6 (Prop_lut6_I3_O)        0.124   277.178 r  vpu_hsa/uart_data_frame[4]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.178    vpu_hsa_n_5
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476   273.651    clk_uart
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism             -0.064   273.587    
                         clock uncertainty           -0.228   273.360    
    SLICE_X58Y124        FDRE (Setup_fdre_C_D)        0.079   273.439    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                        273.439    
                         arrival time                        -277.178    
  -------------------------------------------------------------------
                         slack                                 -3.739    

Slack (VIOLATED) :        -3.710ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.706ns  (logic 0.704ns (41.256%)  route 1.002ns (58.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 273.653 - 271.111 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 275.395 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.900   275.395    vpu_hsa/p_0_out
    SLICE_X59Y124        FDRE                                         r  vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.456   275.851 r  vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.599   276.450    vpu_hsa/result[0]__0[8]
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124   276.574 r  vpu_hsa/uart_data_frame[8]_i_2/O
                         net (fo=1, routed)           0.403   276.977    vpu_hsa/uart_data_frame[8]_i_2_n_0
    SLICE_X61Y126        LUT6 (Prop_lut6_I0_O)        0.124   277.101 r  vpu_hsa/uart_data_frame[8]_i_1/O
                         net (fo=1, routed)           0.000   277.101    vpu_hsa_n_4
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478   273.653    clk_uart
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism             -0.064   273.589    
                         clock uncertainty           -0.228   273.362    
    SLICE_X61Y126        FDRE (Setup_fdre_C_D)        0.029   273.391    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                        273.391    
                         arrival time                        -277.101    
  -------------------------------------------------------------------
                         slack                                 -3.710    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.751ns  (logic 0.704ns (40.197%)  route 1.047ns (59.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 273.651 - 271.111 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 275.395 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.900   275.395    vpu_hsa/p_0_out
    SLICE_X59Y124        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.456   275.851 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.638   276.489    vpu_hsa/result[3]__0[6]
    SLICE_X58Y124        LUT6 (Prop_lut6_I5_O)        0.124   276.613 r  vpu_hsa/uart_data_frame[6]_i_2_comp_1/O
                         net (fo=1, routed)           0.409   277.022    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X60Y124        LUT5 (Prop_lut5_I2_O)        0.124   277.146 r  vpu_hsa/uart_data_frame[6]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.146    vpu_hsa_n_12
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476   273.651    clk_uart
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.587    
                         clock uncertainty           -0.228   273.360    
    SLICE_X60Y124        FDRE (Setup_fdre_C_D)        0.077   273.437    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.437    
                         arrival time                        -277.146    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.672ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.280ns  (logic 0.890ns (39.037%)  route 1.390ns (60.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 273.655 - 271.111 ) 
    Source Clock Delay      (SCD):    4.833ns = ( 274.833 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.338   274.833    vpu_hsa/p_0_out
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.518   275.351 r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/Q
                         net (fo=1, routed)           0.491   275.843    vpu_hsa/result[7]__0[2]
    SLICE_X54Y114        LUT6 (Prop_lut6_I5_O)        0.124   275.967 r  vpu_hsa/uart_data_frame[2]_i_4/O
                         net (fo=1, routed)           0.589   276.556    vpu_hsa/uart_data_frame[2]_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I2_O)        0.124   276.680 f  vpu_hsa/uart_data_frame[2]_i_2/O
                         net (fo=1, routed)           0.309   276.989    vpu_hsa/uart_data_frame[2]_i_2_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.124   277.113 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000   277.113    vpu_hsa_n_7
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.480   273.655    clk_uart
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.591    
                         clock uncertainty           -0.228   273.364    
    SLICE_X54Y117        FDRE (Setup_fdre_C_D)        0.077   273.441    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.441    
                         arrival time                        -277.113    
  -------------------------------------------------------------------
                         slack                                 -3.672    

Slack (VIOLATED) :        -3.659ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.780ns  (logic 0.704ns (39.560%)  route 1.076ns (60.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 273.658 - 271.111 ) 
    Source Clock Delay      (SCD):    5.279ns = ( 275.279 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.784   275.279    vpu_hsa/p_0_out
    SLICE_X59Y119        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDRE (Prop_fdre_C_Q)         0.456   275.735 r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.680   276.415    vpu_hsa/result[3]__0[3]
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124   276.539 r  vpu_hsa/uart_data_frame[3]_i_3/O
                         net (fo=1, routed)           0.395   276.934    vpu_hsa/uart_data_frame[3]_i_3_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I2_O)        0.124   277.058 r  vpu_hsa/uart_data_frame[3]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.058    vpu_hsa_n_6
    SLICE_X61Y118        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.483   273.658    clk_uart
    SLICE_X61Y118        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.594    
                         clock uncertainty           -0.228   273.367    
    SLICE_X61Y118        FDRE (Setup_fdre_C_D)        0.032   273.399    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.399    
                         arrival time                        -277.058    
  -------------------------------------------------------------------
                         slack                                 -3.659    

Slack (VIOLATED) :        -3.619ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.668ns  (logic 0.704ns (42.198%)  route 0.964ns (57.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 275.393 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.898   275.393    vpu_hsa/p_0_out
    SLICE_X59Y123        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.456   275.849 r  vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.655   276.504    vpu_hsa/result[6]__0[5]
    SLICE_X59Y123        LUT6 (Prop_lut6_I1_O)        0.124   276.628 r  vpu_hsa/uart_data_frame[5]_i_3/O
                         net (fo=1, routed)           0.309   276.937    vpu_hsa/uart_data_frame[5]_i_3_n_0
    SLICE_X60Y122        LUT5 (Prop_lut5_I1_O)        0.124   277.061 r  vpu_hsa/uart_data_frame[5]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.061    vpu_hsa_n_13
    SLICE_X60Y122        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479   273.654    clk_uart
    SLICE_X60Y122        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X60Y122        FDRE (Setup_fdre_C_D)        0.079   273.442    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                        273.442    
                         arrival time                        -277.061    
  -------------------------------------------------------------------
                         slack                                 -3.619    

Slack (VIOLATED) :        -3.604ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.683ns  (logic 0.704ns (41.822%)  route 0.979ns (58.178%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 273.653 - 271.111 ) 
    Source Clock Delay      (SCD):    5.363ns = ( 275.363 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.869   275.363    vpu_hsa/p_0_out
    SLICE_X61Y122        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDRE (Prop_fdre_C_Q)         0.456   275.819 r  vpu_hsa/uart_data_frame[9]_i_3_psdsp/Q
                         net (fo=1, routed)           0.817   276.637    vpu_hsa/result[7]__0[9]
    SLICE_X58Y123        LUT6 (Prop_lut6_I0_O)        0.124   276.761 r  vpu_hsa/uart_data_frame[9]_i_3/O
                         net (fo=1, routed)           0.162   276.923    vpu_hsa/uart_data_frame[9]_i_3_n_0
    SLICE_X58Y123        LUT4 (Prop_lut4_I3_O)        0.124   277.047 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000   277.047    vpu_hsa_n_10
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478   273.653    clk_uart
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism             -0.064   273.589    
                         clock uncertainty           -0.228   273.362    
    SLICE_X58Y123        FDRE (Setup_fdre_C_D)        0.081   273.443    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                        273.443    
                         arrival time                        -277.047    
  -------------------------------------------------------------------
                         slack                                 -3.604    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.083ns  (logic 0.766ns (36.778%)  route 1.317ns (63.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 273.661 - 271.111 ) 
    Source Clock Delay      (SCD):    4.912ns = ( 274.912 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.418   274.912    vpu_hsa/p_0_out
    SLICE_X56Y102        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.518   275.430 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/Q
                         net (fo=1, routed)           0.545   275.975    vpu_hsa/result[6]__0[12]
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.124   276.099 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.772   276.871    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.124   276.995 r  vpu_hsa/uart_data_frame[12]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.995    vpu_hsa_n_1
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.486   273.661    clk_uart
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.597    
                         clock uncertainty           -0.228   273.370    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.031   273.401    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.401    
                         arrival time                        -276.995    
  -------------------------------------------------------------------
                         slack                                 -3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.988%)  route 0.589ns (76.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.560     0.690    clk100
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.141     0.831 r  compute_done_reg/Q
                         net (fo=2, routed)           0.344     1.175    UART_RECEIVER/compute_done
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.220 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.245     1.465    UART_RECEIVER_n_107
    SLICE_X43Y110        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.830     0.920    clk_uart
    SLICE_X43Y110        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.228     1.236    
    SLICE_X43Y110        FDRE (Hold_fdre_C_D)         0.072     1.308    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.231ns (46.356%)  route 0.267ns (53.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.536     1.499    vpu_hsa/p_0_out
    SLICE_X53Y111        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/Q
                         net (fo=1, routed)           0.158     1.798    vpu_hsa/result[1]__0[12]
    SLICE_X53Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  vpu_hsa/uart_data_frame[12]_i_3_comp/O
                         net (fo=1, routed)           0.109     1.952    vpu_hsa/uart_data_frame[12]_i_3_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.997 r  vpu_hsa/uart_data_frame[12]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.997    vpu_hsa_n_1
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.826     0.917    clk_uart
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.228     1.233    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.092     1.325    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.662     1.624    vpu_hsa/p_0_out
    SLICE_X55Y120        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141     1.765 r  vpu_hsa/uart_data_frame[10]_i_1_psdsp/Q
                         net (fo=1, routed)           0.201     1.967    vpu_hsa/result[6]__0[10]
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  vpu_hsa/uart_data_frame[10]_i_1/O
                         net (fo=1, routed)           0.000     2.012    vpu_hsa_n_3
    SLICE_X53Y120        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.817     0.907    clk_uart
    SLICE_X53Y120        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.089     0.995    
                         clock uncertainty            0.228     1.223    
    SLICE_X53Y120        FDRE (Hold_fdre_C_D)         0.092     1.315    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.254ns (50.148%)  route 0.252ns (49.852%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.681     1.643    vpu_hsa/p_0_out
    SLICE_X54Y119        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_fdre_C_Q)         0.164     1.807 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/Q
                         net (fo=1, routed)           0.106     1.914    vpu_hsa/result[2]__0[2]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.146     2.105    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000     2.150    vpu_hsa_n_7
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.910    clk_uart
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     0.998    
                         clock uncertainty            0.228     1.226    
    SLICE_X54Y117        FDRE (Hold_fdre_C_D)         0.120     1.346    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.362%)  route 0.219ns (48.638%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.733     1.696    vpu_hsa/p_0_out
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141     1.837 r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.108     1.945    vpu_hsa/result[4]__0[14]
    SLICE_X55Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  vpu_hsa/uart_data_frame[14]_i_3/O
                         net (fo=1, routed)           0.110     2.101    vpu_hsa/uart_data_frame[14]_i_3_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I2_O)        0.045     2.146 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000     2.146    vpu_hsa_n_0
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.814     0.905    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.089     0.993    
                         clock uncertainty            0.228     1.221    
    SLICE_X54Y127        FDRE (Hold_fdre_C_D)         0.120     1.341    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.254ns (53.384%)  route 0.222ns (46.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.719     1.682    vpu_hsa/p_0_out
    SLICE_X60Y123        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.164     1.846 r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.130     1.976    vpu_hsa/result[1]__0[9]
    SLICE_X58Y123        LUT6 (Prop_lut6_I3_O)        0.045     2.021 r  vpu_hsa/uart_data_frame[9]_i_2/O
                         net (fo=1, routed)           0.091     2.112    vpu_hsa/uart_data_frame[9]_i_2_n_0
    SLICE_X58Y123        LUT4 (Prop_lut4_I1_O)        0.045     2.157 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     2.157    vpu_hsa_n_10
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.816     0.906    clk_uart
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.089     0.994    
                         clock uncertainty            0.228     1.222    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.121     1.343    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.800%)  route 0.202ns (49.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.758     1.721    vpu_hsa/p_0_out
    SLICE_X60Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/Q
                         net (fo=1, routed)           0.202     2.087    vpu_hsa/result[7]__0[1]
    SLICE_X59Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.132 r  vpu_hsa/uart_data_frame[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.132    vpu_hsa_n_14
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.909    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.228     1.225    
    SLICE_X59Y121        FDRE (Hold_fdre_C_D)         0.092     1.317    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.669%)  route 0.100ns (28.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.814     1.777    vpu_hsa/p_0_out
    SLICE_X56Y126        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.164     1.941 r  vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.049     1.990    vpu_hsa/result[6]__0[15]
    SLICE_X57Y126        LUT6 (Prop_lut6_I1_O)        0.045     2.035 r  vpu_hsa/uart_data_frame[15]_i_3/O
                         net (fo=1, routed)           0.051     2.086    vpu_hsa/uart_data_frame[15]_i_3_n_0
    SLICE_X57Y126        LUT5 (Prop_lut5_I1_O)        0.045     2.131 r  vpu_hsa/uart_data_frame[15]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.131    vpu_hsa_n_8
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.814     0.904    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.089     0.992    
                         clock uncertainty            0.228     1.220    
    SLICE_X57Y126        FDRE (Hold_fdre_C_D)         0.091     1.311    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.779%)  route 0.433ns (65.221%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.510     1.473    vpu_hsa/p_0_out
    SLICE_X35Y121        FDRE                                         r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.351     1.965    vpu_hsa/result[0]__0[7]
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  vpu_hsa/uart_data_frame[7]_i_2/O
                         net (fo=1, routed)           0.082     2.092    vpu_hsa/uart_data_frame[7]_i_2_n_0
    SLICE_X57Y122        LUT4 (Prop_lut4_I1_O)        0.045     2.137 r  vpu_hsa/uart_data_frame[7]_i_1/O
                         net (fo=1, routed)           0.000     2.137    vpu_hsa_n_11
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.816     0.906    clk_uart
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism              0.089     0.994    
                         clock uncertainty            0.228     1.222    
    SLICE_X57Y122        FDRE (Hold_fdre_C_D)         0.092     1.314    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.185ns (41.004%)  route 0.266ns (58.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.758     1.721    vpu_hsa/p_0_out
    SLICE_X61Y121        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  vpu_hsa/uart_data_frame[0]_i_2_psdsp/Q
                         net (fo=1, routed)           0.266     2.128    vpu_hsa/result[2]__0[0]
    SLICE_X59Y121        LUT5 (Prop_lut5_I3_O)        0.044     2.172 r  vpu_hsa/uart_data_frame[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.172    vpu_hsa_n_15
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.909    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.228     1.225    
    SLICE_X59Y121        FDRE (Hold_fdre_C_D)         0.107     1.332    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.840    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       56.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.172ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.993ns  (logic 1.531ns (13.927%)  route 9.462ns (86.073%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.732    13.693    UART_RECEIVER_n_35
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479    70.321    clk_uart
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X60Y127        FDRE (Setup_fdre_C_CE)      -0.377    69.865    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         69.865    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                 56.172    

Slack (MET) :             56.293ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 1.536ns (14.322%)  route 9.189ns (85.678%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          3.459    13.425    UART_RECEIVER_n_105
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479    70.321    clk_uart
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X60Y127        FDRE (Setup_fdre_C_R)       -0.524    69.718    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         69.718    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                 56.293    

Slack (MET) :             56.368ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.792ns  (logic 1.531ns (14.187%)  route 9.261ns (85.813%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.530    13.491    UART_RECEIVER_n_35
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.108    70.237    
    SLICE_X54Y127        FDRE (Setup_fdre_C_CE)      -0.377    69.860    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         69.860    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                 56.368    

Slack (MET) :             56.458ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.670ns  (logic 1.531ns (14.349%)  route 9.139ns (85.651%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 70.320 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.408    13.369    UART_RECEIVER_n_35
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478    70.320    clk_uart
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.028    70.348    
                         clock uncertainty           -0.108    70.241    
    SLICE_X61Y126        FDRE (Setup_fdre_C_CE)      -0.413    69.828    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         69.828    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                 56.458    

Slack (MET) :             56.622ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 1.531ns (14.578%)  route 8.971ns (85.422%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.241    13.202    UART_RECEIVER_n_35
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.108    70.237    
    SLICE_X57Y126        FDRE (Setup_fdre_C_CE)      -0.413    69.824    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         69.824    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 56.622    

Slack (MET) :             56.768ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 1.531ns (14.730%)  route 8.863ns (85.270%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 70.318 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.132    13.093    UART_RECEIVER_n_35
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476    70.318    clk_uart
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.028    70.346    
                         clock uncertainty           -0.108    70.239    
    SLICE_X58Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.862    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         69.862    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                 56.768    

Slack (MET) :             56.818ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 1.536ns (14.927%)  route 8.754ns (85.073%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          3.024    12.990    UART_RECEIVER_n_105
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.108    70.237    
    SLICE_X57Y126        FDRE (Setup_fdre_C_R)       -0.429    69.808    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         69.808    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 56.818    

Slack (MET) :             56.965ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 1.531ns (15.014%)  route 8.666ns (84.986%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 70.318 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.936    12.897    UART_RECEIVER_n_35
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476    70.318    clk_uart
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism              0.028    70.346    
                         clock uncertainty           -0.108    70.239    
    SLICE_X60Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.862    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         69.862    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 56.965    

Slack (MET) :             56.984ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.173ns  (logic 1.531ns (15.049%)  route 8.642ns (84.951%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 70.314 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.912    12.873    UART_RECEIVER_n_35
    SLICE_X56Y124        FDRE                                         r  uart_data_frame_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.472    70.314    clk_uart
    SLICE_X56Y124        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.028    70.342    
                         clock uncertainty           -0.108    70.235    
    SLICE_X56Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.858    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         69.858    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                 56.984    

Slack (MET) :             56.993ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.116ns  (logic 1.536ns (15.184%)  route 8.580ns (84.816%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 70.317 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          2.850    12.816    UART_RECEIVER_n_105
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.475    70.317    clk_uart
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism              0.028    70.345    
                         clock uncertainty           -0.108    70.238    
    SLICE_X57Y122        FDRE (Setup_fdre_C_R)       -0.429    69.809    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                         69.809    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                 56.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC_D1/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD_D1/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.209%)  route 0.151ns (51.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.556     0.686    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X47Y113        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/Q
                         net (fo=5, routed)           0.151     0.978    UART_RECEIVER/data_byte[2]
    SLICE_X45Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.827     0.918    UART_RECEIVER/clk_uart
    SLICE_X45Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
                         clock pessimism             -0.194     0.724    
                         clock uncertainty            0.108     0.832    
    SLICE_X45Y112        FDRE (Hold_fdre_C_D)         0.070     0.902    UART_RECEIVER/data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.555     0.685    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X46Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     0.849 r  UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/Q
                         net (fo=1, routed)           0.082     0.931    UART_RECEIVER/UART_BYTE_RECEIVER/last_rx
    SLICE_X47Y116        LUT6 (Prop_lut6_I2_O)        0.045     0.976 r  UART_RECEIVER/UART_BYTE_RECEIVER/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.976    UART_RECEIVER/UART_BYTE_RECEIVER/state[0]_i_1_n_0
    SLICE_X47Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.824     0.914    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X47Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/C
                         clock pessimism             -0.216     0.698    
                         clock uncertainty            0.108     0.806    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.091     0.897    UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0_1

Setup :          415  Failing Endpoints,  Worst Slack       -1.548ns,  Total Violation     -200.432ns
Hold  :         1056  Failing Endpoints,  Worst Slack       -1.303ns,  Total Violation     -529.594ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.548ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.435ns  (logic 4.739ns (35.273%)  route 8.696ns (64.727%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[1])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[1]
                         net (fo=1, routed)           2.272    16.129    vpu_hsa/uart_data_frame[1]_i_3_psdsp_n_1
    SLICE_X58Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.488    14.685    vpu_hsa/p_0_out
    SLICE_X58Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.706    
                         clock uncertainty           -0.077    14.629    
    SLICE_X58Y121        FDRE (Setup_fdre_C_D)       -0.047    14.582    vpu_hsa/uart_data_frame[1]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                 -1.548    

Slack (VIOLATED) :        -1.480ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 4.739ns (36.323%)  route 8.308ns (63.677%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[10]
                         net (fo=1, routed)           1.884    15.741    vpu_hsa/uart_data_frame[10]_i_3_psdsp_n_1
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.164    14.362    vpu_hsa/p_0_out
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.383    
                         clock uncertainty           -0.077    14.305    
    SLICE_X54Y114        FDRE (Setup_fdre_C_D)       -0.045    14.260    vpu_hsa/uart_data_frame[10]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 -1.480    

Slack (VIOLATED) :        -1.403ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[2]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.173ns  (logic 4.739ns (35.976%)  route 8.434ns (64.024%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 14.588 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[2]
                         net (fo=1, routed)           2.009    15.866    vpu_hsa/uart_data_frame[2]_i_2_psdsp_n
    SLICE_X57Y120        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.390    14.588    vpu_hsa/p_0_out
    SLICE_X57Y120        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_2_psdsp/C
                         clock pessimism              0.020    14.608    
                         clock uncertainty           -0.077    14.531    
    SLICE_X57Y120        FDRE (Setup_fdre_C_D)       -0.067    14.464    vpu_hsa/uart_data_frame[2]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                 -1.403    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.293ns  (logic 4.739ns (35.649%)  route 8.554ns (64.351%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[6]
                         net (fo=1, routed)           2.130    15.987    vpu_hsa/uart_data_frame[6]_i_3_psdsp_n_1
    SLICE_X59Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.494    14.692    vpu_hsa/p_0_out
    SLICE_X59Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.713    
                         clock uncertainty           -0.077    14.635    
    SLICE_X59Y125        FDRE (Setup_fdre_C_D)       -0.047    14.588    vpu_hsa/uart_data_frame[6]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 -1.399    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.739ns (35.943%)  route 8.446ns (64.057%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 14.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[14]
                         net (fo=1, routed)           2.022    15.879    vpu_hsa/uart_data_frame[14]_i_3_psdsp_n_1
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.440    14.638    vpu_hsa/p_0_out
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.659    
                         clock uncertainty           -0.077    14.581    
    SLICE_X57Y129        FDRE (Setup_fdre_C_D)       -0.081    14.500    vpu_hsa/uart_data_frame[14]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -15.879    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[13]_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.248ns  (logic 4.739ns (35.773%)  route 8.509ns (64.227%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.807     9.879    vpu_hsa/A[14]
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      3.841    13.720 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[13]
                         net (fo=1, routed)           2.222    15.941    vpu_hsa/uart_data_frame[13]_i_3_psdsp_n
    SLICE_X59Y127        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.507    14.705    vpu_hsa/p_0_out
    SLICE_X59Y127        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
                         clock pessimism              0.020    14.726    
                         clock uncertainty           -0.077    14.648    
    SLICE_X59Y127        FDRE (Setup_fdre_C_D)       -0.067    14.581    vpu_hsa/uart_data_frame[13]_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 -1.360    

Slack (VIOLATED) :        -1.351ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[3]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 4.739ns (36.060%)  route 8.403ns (63.940%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 14.623 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[3]
                         net (fo=1, routed)           1.979    15.836    vpu_hsa/uart_data_frame[3]_i_2_psdsp_n
    SLICE_X59Y118        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.425    14.623    vpu_hsa/p_0_out
    SLICE_X59Y118        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
                         clock pessimism              0.020    14.643    
                         clock uncertainty           -0.077    14.566    
    SLICE_X59Y118        FDRE (Setup_fdre_C_D)       -0.081    14.485    vpu_hsa/uart_data_frame[3]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -15.836    
  -------------------------------------------------------------------
                         slack                                 -1.351    

Slack (VIOLATED) :        -1.338ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[12]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 4.739ns (36.959%)  route 8.083ns (63.041%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.609     2.694    clk100
    SLICE_X54Y104        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478     3.172 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.153     4.325    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X47Y107        LUT2 (Prop_lut2_I0_O)        0.296     4.621 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.326     6.947    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.071 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_3/O
                         net (fo=8, routed)           2.945    10.016    vpu_hsa/A[14]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    13.857 r  vpu_hsa/row[4].col[7].left_latches_reg[4][7]/P[12]
                         net (fo=1, routed)           1.659    15.516    vpu_hsa/uart_data_frame[12]_i_2_psdsp_n
    SLICE_X54Y110        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.033    13.098    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.100    13.198 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.068    14.266    vpu_hsa/p_0_out
    SLICE_X54Y110        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_2_psdsp/C
                         clock pessimism              0.020    14.286    
                         clock uncertainty           -0.077    14.209    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.031    14.178    vpu_hsa/uart_data_frame[12]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 -1.338    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[5].col[7].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.744ns (12.791%)  route 5.073ns (87.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.620     2.705    clk100
    SLICE_X41Y111        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419     3.124 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.362     4.486    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.325     4.811 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.710     8.521    vpu_hsa/row[5].col[7].mac/E[0]
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.506     7.570    vpu_hsa/row[5].col[7].mac/clk100
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.670    
                         clock uncertainty           -0.077     7.593    
    SLICE_X13Y140        FDRE (Setup_fdre_C_CE)      -0.406     7.187    vpu_hsa/row[5].col[7].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -1.335    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[5].col[7].mac/weight_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.744ns (12.791%)  route 5.073ns (87.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.620     2.705    clk100
    SLICE_X41Y111        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419     3.124 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.362     4.486    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.325     4.811 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.710     8.521    vpu_hsa/row[5].col[7].mac/E[0]
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.506     7.570    vpu_hsa/row[5].col[7].mac/clk100
    SLICE_X13Y140        FDRE                                         r  vpu_hsa/row[5].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.670    
                         clock uncertainty           -0.077     7.593    
    SLICE_X13Y140        FDRE (Setup_fdre_C_CE)      -0.406     7.187    vpu_hsa/row[5].col[7].mac/weight_reg[2]
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_153_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_143_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_142_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_141_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_140_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_139_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_138_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_137_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_136_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.303ns  (arrival time - required time)
  Source:                 vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.949     3.014    vpu_hsa/clk100
    SLICE_X72Y112        LUT5 (Prop_lut5_I1_O)        0.100     3.114 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           0.684     3.798    vpu_hsa/p_3_out
    DSP48_X2Y45          DSP48E1                                      r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.224 r  vpu_hsa/row[2].col[4].left_latches_reg[2][4]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.226    vpu_hsa/row[2].col[4].left_latches_reg_n_135_[2][4]
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.325     3.410    vpu_hsa/clk100
    SLICE_X29Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.534 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.153     5.687    vpu_hsa/p_2_out
    DSP48_X2Y46          DSP48E1                                      r  vpu_hsa/row[2].col[5].left_latches_reg[2][5]/CLK
                         clock pessimism             -0.020     5.667    
                         clock uncertainty            0.077     5.744    
    DSP48_X2Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.529    vpu_hsa/row[2].col[5].left_latches_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                 -1.303    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk100_clk_wiz_0_1

Setup :          334  Failing Endpoints,  Worst Slack       -2.238ns,  Total Violation     -540.808ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][4][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.686ns  (logic 0.794ns (29.558%)  route 1.892ns (70.442%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X55Y98         FDRE                                         r  weights_sram_reg[5][4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[5][4][15]/Q
                         net (fo=1, routed)           0.873   342.929    weights_sram_reg_n_0_[5][4][15]
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124   343.053 r  weight_col_bus[4][15]_i_3/O
                         net (fo=1, routed)           0.000   343.053    weight_col_bus[4][15]_i_3_n_0
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I1_O)      0.214   343.267 r  weight_col_bus_reg[4][15]_i_1/O
                         net (fo=1, routed)           1.020   344.286    weight_col_bus_reg[4][15]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  weight_col_bus_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.489   342.553    clk100
    SLICE_X52Y100        FDRE                                         r  weight_col_bus_reg[4][15]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.228   342.262    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)       -0.213   342.049    weight_col_bus_reg[4][15]
  -------------------------------------------------------------------
                         required time                        342.049    
                         arrival time                        -344.286    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 weights_sram_reg[1][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.652ns  (logic 0.880ns (33.182%)  route 1.772ns (66.818%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.720ns = ( 341.609 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.635   341.609    clk_uart
    SLICE_X42Y96         FDRE                                         r  weights_sram_reg[1][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518   342.127 r  weights_sram_reg[1][0][11]/Q
                         net (fo=1, routed)           0.826   342.953    weights_sram_reg_n_0_[1][0][11]
    SLICE_X43Y96         LUT6 (Prop_lut6_I3_O)        0.124   343.077 r  weight_col_bus[0][11]_i_2/O
                         net (fo=1, routed)           0.000   343.077    weight_col_bus[0][11]_i_2_n_0
    SLICE_X43Y96         MUXF7 (Prop_muxf7_I0_O)      0.238   343.315 r  weight_col_bus_reg[0][11]_i_1/O
                         net (fo=1, routed)           0.946   344.261    weight_col_bus_reg[0][11]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[0][11]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.228   342.291    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.236   342.055    weight_col_bus_reg[0][11]
  -------------------------------------------------------------------
                         required time                        342.055    
                         arrival time                        -344.261    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 weights_sram_reg[4][6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.576ns  (logic 0.825ns (32.033%)  route 1.751ns (67.967%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.725ns = ( 341.614 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.640   341.614    clk_uart
    SLICE_X35Y96         FDRE                                         r  weights_sram_reg[4][6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456   342.070 r  weights_sram_reg[4][6][3]/Q
                         net (fo=1, routed)           0.863   342.933    weights_sram_reg_n_0_[4][6][3]
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124   343.057 r  weight_col_bus[6][3]_i_3/O
                         net (fo=1, routed)           0.000   343.057    weight_col_bus[6][3]_i_3_n_0
    SLICE_X40Y97         MUXF7 (Prop_muxf7_I1_O)      0.245   343.302 r  weight_col_bus_reg[6][3]_i_1/O
                         net (fo=1, routed)           0.888   344.190    weight_col_bus_reg[6][3]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][3]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.228   342.291    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.214   342.077    weight_col_bus_reg[6][3]
  -------------------------------------------------------------------
                         required time                        342.077    
                         arrival time                        -344.190    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.056ns  (required time - arrival time)
  Source:                 weights_sram_reg[6][5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.533ns  (logic 0.933ns (36.838%)  route 1.600ns (63.161%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 342.581 - 340.000 ) 
    Source Clock Delay      (SCD):    2.709ns = ( 341.598 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.624   341.598    clk_uart
    SLICE_X39Y100        FDRE                                         r  weights_sram_reg[6][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.419   342.017 r  weights_sram_reg[6][5][7]/Q
                         net (fo=1, routed)           0.812   342.829    weights_sram_reg_n_0_[6][5][7]
    SLICE_X40Y99         LUT6 (Prop_lut6_I1_O)        0.297   343.126 r  weight_col_bus[5][7]_i_3/O
                         net (fo=1, routed)           0.000   343.126    weight_col_bus[5][7]_i_3_n_0
    SLICE_X40Y99         MUXF7 (Prop_muxf7_I1_O)      0.217   343.343 r  weight_col_bus_reg[5][7]_i_1/O
                         net (fo=1, routed)           0.788   344.130    weight_col_bus_reg[5][7]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  weight_col_bus_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.516   342.581    clk100
    SLICE_X43Y99         FDRE                                         r  weight_col_bus_reg[5][7]/C
                         clock pessimism             -0.064   342.517    
                         clock uncertainty           -0.228   342.289    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)       -0.215   342.074    weight_col_bus_reg[5][7]
  -------------------------------------------------------------------
                         required time                        342.074    
                         arrival time                        -344.130    
  -------------------------------------------------------------------
                         slack                                 -2.056    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 weights_sram_reg[3][6][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.354ns  (logic 0.930ns (39.501%)  route 1.424ns (60.499%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.725ns = ( 341.614 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.640   341.614    clk_uart
    SLICE_X39Y97         FDRE                                         r  weights_sram_reg[3][6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.419   342.033 r  weights_sram_reg[3][6][15]/Q
                         net (fo=1, routed)           0.796   342.830    weights_sram_reg_n_0_[3][6][15]
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.299   343.129 r  weight_col_bus[6][15]_i_2/O
                         net (fo=1, routed)           0.000   343.129    weight_col_bus[6][15]_i_2_n_0
    SLICE_X40Y97         MUXF7 (Prop_muxf7_I0_O)      0.212   343.341 r  weight_col_bus_reg[6][15]_i_1/O
                         net (fo=1, routed)           0.628   343.969    weight_col_bus_reg[6][15]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][15]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.228   342.291    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.218   342.073    weight_col_bus_reg[6][15]
  -------------------------------------------------------------------
                         required time                        342.073    
                         arrival time                        -343.969    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 weights_sram_reg[3][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.320ns  (logic 0.792ns (34.140%)  route 1.528ns (65.860%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 342.570 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X52Y98         FDRE                                         r  weights_sram_reg[3][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[3][4][11]/Q
                         net (fo=1, routed)           0.812   342.868    weights_sram_reg_n_0_[3][4][11]
    SLICE_X53Y98         LUT6 (Prop_lut6_I0_O)        0.124   342.992 r  weight_col_bus[4][11]_i_2/O
                         net (fo=1, routed)           0.000   342.992    weight_col_bus[4][11]_i_2_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I0_O)      0.212   343.204 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.716   343.920    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.505   342.570    clk100
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism             -0.064   342.506    
                         clock uncertainty           -0.228   342.278    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)       -0.215   342.063    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                        342.063    
                         arrival time                        -343.920    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.849ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            compute_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.562ns  (logic 0.704ns (27.476%)  route 1.858ns (72.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 342.564 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          1.216   343.262    operating_mode_reg[1]
    SLICE_X40Y110        LUT6 (Prop_lut6_I3_O)        0.124   343.386 f  compute_done_i_2/O
                         net (fo=1, routed)           0.643   344.029    compute_done_i_2_n_0
    SLICE_X40Y110        LUT4 (Prop_lut4_I2_O)        0.124   344.153 r  compute_done_i_1/O
                         net (fo=1, routed)           0.000   344.153    compute_done_i_1_n_0
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.500   342.564    clk100
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/C
                         clock pessimism             -0.064   342.500    
                         clock uncertainty           -0.228   342.273    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.031   342.304    compute_done_reg
  -------------------------------------------------------------------
                         required time                        342.304    
                         arrival time                        -344.153    
  -------------------------------------------------------------------
                         slack                                 -1.849    

Slack (VIOLATED) :        -1.832ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.273ns  (logic 0.825ns (36.290%)  route 1.448ns (63.710%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 342.569 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X55Y98         FDRE                                         r  weights_sram_reg[5][4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[5][4][13]/Q
                         net (fo=1, routed)           0.799   342.855    weights_sram_reg_n_0_[5][4][13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I3_O)        0.124   342.979 r  weight_col_bus[4][13]_i_3/O
                         net (fo=1, routed)           0.000   342.979    weight_col_bus[4][13]_i_3_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I1_O)      0.245   343.224 r  weight_col_bus_reg[4][13]_i_1/O
                         net (fo=1, routed)           0.649   343.874    weight_col_bus_reg[4][13]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.504   342.569    clk100
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/C
                         clock pessimism             -0.064   342.505    
                         clock uncertainty           -0.228   342.277    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)       -0.236   342.041    weight_col_bus_reg[4][13]
  -------------------------------------------------------------------
                         required time                        342.041    
                         arrival time                        -343.874    
  -------------------------------------------------------------------
                         slack                                 -1.832    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.325ns  (logic 0.580ns (24.947%)  route 1.745ns (75.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 342.584 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          0.866   342.912    operating_mode_reg[1]
    SLICE_X41Y103        LUT3 (Prop_lut3_I0_O)        0.124   343.036 r  act_col_ix_tristate_oe[2]_i_1_replica_2/O
                         net (fo=8, routed)           0.879   343.916    act_col_ix_tristate_oe[2]_i_1_n_0_repN_2
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.519   342.584    clk100
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][8]/C
                         clock pessimism             -0.064   342.520    
                         clock uncertainty           -0.228   342.292    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205   342.087    weight_col_bus_reg[6][8]
  -------------------------------------------------------------------
                         required time                        342.087    
                         arrival time                        -343.916    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.325ns  (logic 0.580ns (24.947%)  route 1.745ns (75.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 342.584 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          0.866   342.912    operating_mode_reg[1]
    SLICE_X41Y103        LUT3 (Prop_lut3_I0_O)        0.124   343.036 r  act_col_ix_tristate_oe[2]_i_1_replica_2/O
                         net (fo=8, routed)           0.879   343.916    act_col_ix_tristate_oe[2]_i_1_n_0_repN_2
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.519   342.584    clk100
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][9]/C
                         clock pessimism             -0.064   342.520    
                         clock uncertainty           -0.228   342.292    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205   342.087    weight_col_bus_reg[6][9]
  -------------------------------------------------------------------
                         required time                        342.087    
                         arrival time                        -343.916    
  -------------------------------------------------------------------
                         slack                                 -1.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.390ns (67.963%)  route 0.184ns (32.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.184     1.263    act_value0[10]
    SLICE_X46Y106        FDRE                                         r  act_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X46Y106        FDRE                                         r  act_value_reg[10]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)        -0.015     1.222    act_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 weights_sram_reg[4][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.251ns (40.912%)  route 0.363ns (59.088%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.565     0.695    clk_uart
    SLICE_X55Y99         FDRE                                         r  weights_sram_reg[4][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  weights_sram_reg[4][4][11]/Q
                         net (fo=1, routed)           0.125     0.961    weights_sram_reg_n_0_[4][4][11]
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.006 r  weight_col_bus[4][11]_i_3/O
                         net (fo=1, routed)           0.000     1.006    weight_col_bus[4][11]_i_3_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I1_O)      0.065     1.071 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.237     1.308    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.835     0.925    clk100
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.228     1.241    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.015     1.256    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.390ns (66.239%)  route 0.199ns (33.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X56Y104        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.199     1.278    act_value0[4]
    SLICE_X56Y111        FDRE                                         r  act_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.827     0.917    clk100
    SLICE_X56Y111        FDRE                                         r  act_value_reg[4]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.228     1.233    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)        -0.008     1.225    act_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.388ns (57.572%)  route 0.286ns (42.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.286     1.365    act_value0[15]
    SLICE_X43Y109        FDRE                                         r  act_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y109        FDRE                                         r  act_value_reg[15]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X43Y109        FDRE (Hold_fdre_C_D)         0.066     1.303    act_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.257ns (41.765%)  route 0.358ns (58.235%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.565     0.695    clk_uart
    SLICE_X53Y97         FDRE                                         r  weights_sram_reg[2][4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  weights_sram_reg[2][4][13]/Q
                         net (fo=1, routed)           0.138     0.974    weights_sram_reg_n_0_[2][4][13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.019 r  weight_col_bus[4][13]_i_2/O
                         net (fo=1, routed)           0.000     1.019    weight_col_bus[4][13]_i_2_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I0_O)      0.071     1.090 r  weight_col_bus_reg[4][13]_i_1/O
                         net (fo=1, routed)           0.220     1.310    weight_col_bus_reg[4][13]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.008     1.248    weight_col_bus_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.386ns (58.104%)  route 0.278ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.075 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.278     1.353    act_value0[11]
    SLICE_X42Y105        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X42Y105        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X42Y105        FDRE (Hold_fdre_C_D)         0.052     1.290    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.492ns (80.322%)  route 0.121ns (19.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.183 r  acts_sram_reg_0_7_12_15/RAMA/O
                         net (fo=1, routed)           0.121     1.303    act_value0[12]
    SLICE_X41Y110        FDRE                                         r  act_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.832     0.922    clk100
    SLICE_X41Y110        FDRE                                         r  act_value_reg[12]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X41Y110        FDRE (Hold_fdre_C_D)         0.000     1.238    act_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.394ns (65.772%)  route 0.205ns (34.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.083 r  acts_sram_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.205     1.288    act_value0[8]
    SLICE_X50Y105        FDRE                                         r  act_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.829     0.919    clk100
    SLICE_X50Y105        FDRE                                         r  act_value_reg[8]/C
                         clock pessimism              0.089     1.007    
                         clock uncertainty            0.228     1.235    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)        -0.021     1.214    act_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.388ns (55.053%)  route 0.317ns (44.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X56Y104        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.077 r  acts_sram_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.317     1.394    act_value0[3]
    SLICE_X41Y104        FDRE                                         r  act_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X41Y104        FDRE                                         r  act_value_reg[3]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X41Y104        FDRE (Hold_fdre_C_D)         0.076     1.316    act_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.388ns (54.962%)  route 0.318ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.077 r  acts_sram_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.318     1.395    act_value0[9]
    SLICE_X44Y104        FDRE                                         r  act_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X44Y104        FDRE                                         r  act_value_reg[9]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X44Y104        FDRE (Hold_fdre_C_D)         0.072     1.310    act_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0_1

Setup :          334  Failing Endpoints,  Worst Slack       -2.234ns,  Total Violation     -539.568ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.234ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][4][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.686ns  (logic 0.794ns (29.558%)  route 1.892ns (70.442%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X55Y98         FDRE                                         r  weights_sram_reg[5][4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[5][4][15]/Q
                         net (fo=1, routed)           0.873   342.929    weights_sram_reg_n_0_[5][4][15]
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124   343.053 r  weight_col_bus[4][15]_i_3/O
                         net (fo=1, routed)           0.000   343.053    weight_col_bus[4][15]_i_3_n_0
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I1_O)      0.214   343.267 r  weight_col_bus_reg[4][15]_i_1/O
                         net (fo=1, routed)           1.020   344.286    weight_col_bus_reg[4][15]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  weight_col_bus_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.489   342.553    clk100
    SLICE_X52Y100        FDRE                                         r  weight_col_bus_reg[4][15]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.224   342.265    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)       -0.213   342.052    weight_col_bus_reg[4][15]
  -------------------------------------------------------------------
                         required time                        342.052    
                         arrival time                        -344.286    
  -------------------------------------------------------------------
                         slack                                 -2.234    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 weights_sram_reg[1][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.652ns  (logic 0.880ns (33.182%)  route 1.772ns (66.818%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.720ns = ( 341.609 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.635   341.609    clk_uart
    SLICE_X42Y96         FDRE                                         r  weights_sram_reg[1][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518   342.127 r  weights_sram_reg[1][0][11]/Q
                         net (fo=1, routed)           0.826   342.953    weights_sram_reg_n_0_[1][0][11]
    SLICE_X43Y96         LUT6 (Prop_lut6_I3_O)        0.124   343.077 r  weight_col_bus[0][11]_i_2/O
                         net (fo=1, routed)           0.000   343.077    weight_col_bus[0][11]_i_2_n_0
    SLICE_X43Y96         MUXF7 (Prop_muxf7_I0_O)      0.238   343.315 r  weight_col_bus_reg[0][11]_i_1/O
                         net (fo=1, routed)           0.946   344.261    weight_col_bus_reg[0][11]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[0][11]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.224   342.295    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.236   342.059    weight_col_bus_reg[0][11]
  -------------------------------------------------------------------
                         required time                        342.059    
                         arrival time                        -344.261    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 weights_sram_reg[4][6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.576ns  (logic 0.825ns (32.033%)  route 1.751ns (67.967%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.725ns = ( 341.614 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.640   341.614    clk_uart
    SLICE_X35Y96         FDRE                                         r  weights_sram_reg[4][6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456   342.070 r  weights_sram_reg[4][6][3]/Q
                         net (fo=1, routed)           0.863   342.933    weights_sram_reg_n_0_[4][6][3]
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124   343.057 r  weight_col_bus[6][3]_i_3/O
                         net (fo=1, routed)           0.000   343.057    weight_col_bus[6][3]_i_3_n_0
    SLICE_X40Y97         MUXF7 (Prop_muxf7_I1_O)      0.245   343.302 r  weight_col_bus_reg[6][3]_i_1/O
                         net (fo=1, routed)           0.888   344.190    weight_col_bus_reg[6][3]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][3]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.224   342.295    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.214   342.081    weight_col_bus_reg[6][3]
  -------------------------------------------------------------------
                         required time                        342.081    
                         arrival time                        -344.190    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.052ns  (required time - arrival time)
  Source:                 weights_sram_reg[6][5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.533ns  (logic 0.933ns (36.838%)  route 1.600ns (63.161%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 342.581 - 340.000 ) 
    Source Clock Delay      (SCD):    2.709ns = ( 341.598 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.624   341.598    clk_uart
    SLICE_X39Y100        FDRE                                         r  weights_sram_reg[6][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.419   342.017 r  weights_sram_reg[6][5][7]/Q
                         net (fo=1, routed)           0.812   342.829    weights_sram_reg_n_0_[6][5][7]
    SLICE_X40Y99         LUT6 (Prop_lut6_I1_O)        0.297   343.126 r  weight_col_bus[5][7]_i_3/O
                         net (fo=1, routed)           0.000   343.126    weight_col_bus[5][7]_i_3_n_0
    SLICE_X40Y99         MUXF7 (Prop_muxf7_I1_O)      0.217   343.343 r  weight_col_bus_reg[5][7]_i_1/O
                         net (fo=1, routed)           0.788   344.130    weight_col_bus_reg[5][7]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  weight_col_bus_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.516   342.581    clk100
    SLICE_X43Y99         FDRE                                         r  weight_col_bus_reg[5][7]/C
                         clock pessimism             -0.064   342.517    
                         clock uncertainty           -0.224   342.293    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)       -0.215   342.078    weight_col_bus_reg[5][7]
  -------------------------------------------------------------------
                         required time                        342.078    
                         arrival time                        -344.130    
  -------------------------------------------------------------------
                         slack                                 -2.052    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 weights_sram_reg[3][6][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.354ns  (logic 0.930ns (39.501%)  route 1.424ns (60.499%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 342.583 - 340.000 ) 
    Source Clock Delay      (SCD):    2.725ns = ( 341.614 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.640   341.614    clk_uart
    SLICE_X39Y97         FDRE                                         r  weights_sram_reg[3][6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.419   342.033 r  weights_sram_reg[3][6][15]/Q
                         net (fo=1, routed)           0.796   342.830    weights_sram_reg_n_0_[3][6][15]
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.299   343.129 r  weight_col_bus[6][15]_i_2/O
                         net (fo=1, routed)           0.000   343.129    weight_col_bus[6][15]_i_2_n_0
    SLICE_X40Y97         MUXF7 (Prop_muxf7_I0_O)      0.212   343.341 r  weight_col_bus_reg[6][15]_i_1/O
                         net (fo=1, routed)           0.628   343.969    weight_col_bus_reg[6][15]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.518   342.583    clk100
    SLICE_X40Y96         FDRE                                         r  weight_col_bus_reg[6][15]/C
                         clock pessimism             -0.064   342.519    
                         clock uncertainty           -0.224   342.295    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.218   342.077    weight_col_bus_reg[6][15]
  -------------------------------------------------------------------
                         required time                        342.077    
                         arrival time                        -343.969    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.853ns  (required time - arrival time)
  Source:                 weights_sram_reg[3][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.320ns  (logic 0.792ns (34.140%)  route 1.528ns (65.860%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 342.570 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X52Y98         FDRE                                         r  weights_sram_reg[3][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[3][4][11]/Q
                         net (fo=1, routed)           0.812   342.868    weights_sram_reg_n_0_[3][4][11]
    SLICE_X53Y98         LUT6 (Prop_lut6_I0_O)        0.124   342.992 r  weight_col_bus[4][11]_i_2/O
                         net (fo=1, routed)           0.000   342.992    weight_col_bus[4][11]_i_2_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I0_O)      0.212   343.204 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.716   343.920    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.505   342.570    clk100
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism             -0.064   342.506    
                         clock uncertainty           -0.224   342.282    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)       -0.215   342.067    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                        342.067    
                         arrival time                        -343.920    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            compute_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.562ns  (logic 0.704ns (27.476%)  route 1.858ns (72.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 342.564 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          1.216   343.262    operating_mode_reg[1]
    SLICE_X40Y110        LUT6 (Prop_lut6_I3_O)        0.124   343.386 f  compute_done_i_2/O
                         net (fo=1, routed)           0.643   344.029    compute_done_i_2_n_0
    SLICE_X40Y110        LUT4 (Prop_lut4_I2_O)        0.124   344.153 r  compute_done_i_1/O
                         net (fo=1, routed)           0.000   344.153    compute_done_i_1_n_0
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.500   342.564    clk100
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/C
                         clock pessimism             -0.064   342.500    
                         clock uncertainty           -0.224   342.276    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.031   342.307    compute_done_reg
  -------------------------------------------------------------------
                         required time                        342.307    
                         arrival time                        -344.153    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.273ns  (logic 0.825ns (36.290%)  route 1.448ns (63.710%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 342.569 - 340.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 341.600 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.626   341.600    clk_uart
    SLICE_X55Y98         FDRE                                         r  weights_sram_reg[5][4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456   342.056 r  weights_sram_reg[5][4][13]/Q
                         net (fo=1, routed)           0.799   342.855    weights_sram_reg_n_0_[5][4][13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I3_O)        0.124   342.979 r  weight_col_bus[4][13]_i_3/O
                         net (fo=1, routed)           0.000   342.979    weight_col_bus[4][13]_i_3_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I1_O)      0.245   343.224 r  weight_col_bus_reg[4][13]_i_1/O
                         net (fo=1, routed)           0.649   343.874    weight_col_bus_reg[4][13]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.504   342.569    clk100
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/C
                         clock pessimism             -0.064   342.505    
                         clock uncertainty           -0.224   342.281    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)       -0.236   342.045    weight_col_bus_reg[4][13]
  -------------------------------------------------------------------
                         required time                        342.045    
                         arrival time                        -343.874    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.825ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.325ns  (logic 0.580ns (24.947%)  route 1.745ns (75.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 342.584 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          0.866   342.912    operating_mode_reg[1]
    SLICE_X41Y103        LUT3 (Prop_lut3_I0_O)        0.124   343.036 r  act_col_ix_tristate_oe[2]_i_1_replica_2/O
                         net (fo=8, routed)           0.879   343.916    act_col_ix_tristate_oe[2]_i_1_n_0_repN_2
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.519   342.584    clk100
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][8]/C
                         clock pessimism             -0.064   342.520    
                         clock uncertainty           -0.224   342.296    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205   342.091    weight_col_bus_reg[6][8]
  -------------------------------------------------------------------
                         required time                        342.091    
                         arrival time                        -343.916    
  -------------------------------------------------------------------
                         slack                                 -1.825    

Slack (VIOLATED) :        -1.825ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.325ns  (logic 0.580ns (24.947%)  route 1.745ns (75.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 342.584 - 340.000 ) 
    Source Clock Delay      (SCD):    2.702ns = ( 341.591 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.617   341.591    clk_uart
    SLICE_X45Y109        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456   342.047 r  FSM_sequential_operating_mode_reg[1]/Q
                         net (fo=49, routed)          0.866   342.912    operating_mode_reg[1]
    SLICE_X41Y103        LUT3 (Prop_lut3_I0_O)        0.124   343.036 r  act_col_ix_tristate_oe[2]_i_1_replica_2/O
                         net (fo=8, routed)           0.879   343.916    act_col_ix_tristate_oe[2]_i_1_n_0_repN_2
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.519   342.584    clk100
    SLICE_X39Y98         FDRE                                         r  weight_col_bus_reg[6][9]/C
                         clock pessimism             -0.064   342.520    
                         clock uncertainty           -0.224   342.296    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.205   342.091    weight_col_bus_reg[6][9]
  -------------------------------------------------------------------
                         required time                        342.091    
                         arrival time                        -343.916    
  -------------------------------------------------------------------
                         slack                                 -1.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.390ns (67.963%)  route 0.184ns (32.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.184     1.263    act_value0[10]
    SLICE_X46Y106        FDRE                                         r  act_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X46Y106        FDRE                                         r  act_value_reg[10]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)        -0.015     1.218    act_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 weights_sram_reg[4][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.251ns (40.912%)  route 0.363ns (59.088%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.565     0.695    clk_uart
    SLICE_X55Y99         FDRE                                         r  weights_sram_reg[4][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  weights_sram_reg[4][4][11]/Q
                         net (fo=1, routed)           0.125     0.961    weights_sram_reg_n_0_[4][4][11]
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.006 r  weight_col_bus[4][11]_i_3/O
                         net (fo=1, routed)           0.000     1.006    weight_col_bus[4][11]_i_3_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I1_O)      0.065     1.071 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.237     1.308    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.835     0.925    clk100
    SLICE_X52Y97         FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.224     1.237    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.015     1.252    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.390ns (66.239%)  route 0.199ns (33.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X56Y104        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.199     1.278    act_value0[4]
    SLICE_X56Y111        FDRE                                         r  act_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.827     0.917    clk100
    SLICE_X56Y111        FDRE                                         r  act_value_reg[4]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.224     1.229    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)        -0.008     1.221    act_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.388ns (57.572%)  route 0.286ns (42.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.286     1.365    act_value0[15]
    SLICE_X43Y109        FDRE                                         r  act_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y109        FDRE                                         r  act_value_reg[15]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X43Y109        FDRE (Hold_fdre_C_D)         0.066     1.299    act_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.257ns (41.765%)  route 0.358ns (58.235%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.565     0.695    clk_uart
    SLICE_X53Y97         FDRE                                         r  weights_sram_reg[2][4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  weights_sram_reg[2][4][13]/Q
                         net (fo=1, routed)           0.138     0.974    weights_sram_reg_n_0_[2][4][13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.019 r  weight_col_bus[4][13]_i_2/O
                         net (fo=1, routed)           0.000     1.019    weight_col_bus[4][13]_i_2_n_0
    SLICE_X53Y98         MUXF7 (Prop_muxf7_I0_O)      0.071     1.090 r  weight_col_bus_reg[4][13]_i_1/O
                         net (fo=1, routed)           0.220     1.310    weight_col_bus_reg[4][13]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X52Y95         FDRE                                         r  weight_col_bus_reg[4][13]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.008     1.244    weight_col_bus_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.386ns (58.104%)  route 0.278ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.075 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.278     1.353    act_value0[11]
    SLICE_X42Y105        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X42Y105        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X42Y105        FDRE (Hold_fdre_C_D)         0.052     1.286    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.492ns (80.322%)  route 0.121ns (19.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.183 r  acts_sram_reg_0_7_12_15/RAMA/O
                         net (fo=1, routed)           0.121     1.303    act_value0[12]
    SLICE_X41Y110        FDRE                                         r  act_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.832     0.922    clk100
    SLICE_X41Y110        FDRE                                         r  act_value_reg[12]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X41Y110        FDRE (Hold_fdre_C_D)         0.000     1.234    act_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.394ns (65.772%)  route 0.205ns (34.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.083 r  acts_sram_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.205     1.288    act_value0[8]
    SLICE_X50Y105        FDRE                                         r  act_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.829     0.919    clk100
    SLICE_X50Y105        FDRE                                         r  act_value_reg[8]/C
                         clock pessimism              0.089     1.007    
                         clock uncertainty            0.224     1.231    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)        -0.021     1.210    act_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.388ns (55.053%)  route 0.317ns (44.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X56Y104        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.077 r  acts_sram_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.317     1.394    act_value0[3]
    SLICE_X41Y104        FDRE                                         r  act_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X41Y104        FDRE                                         r  act_value_reg[3]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X41Y104        FDRE (Hold_fdre_C_D)         0.076     1.312    act_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.388ns (54.962%)  route 0.318ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y104        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.077 r  acts_sram_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.318     1.395    act_value0[9]
    SLICE_X44Y104        FDRE                                         r  act_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X44Y104        FDRE                                         r  act_value_reg[9]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X44Y104        FDRE (Hold_fdre_C_D)         0.072     1.306    act_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0_1

Setup :           17  Failing Endpoints,  Worst Slack       -3.875ns,  Total Violation      -59.582ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.875ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.855ns  (logic 0.766ns (41.295%)  route 1.089ns (58.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 273.649 - 271.111 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 275.458 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.963   275.458    vpu_hsa/p_0_out
    SLICE_X56Y127        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDRE (Prop_fdre_C_Q)         0.518   275.976 r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.665   276.641    vpu_hsa/result[3]__0[14]
    SLICE_X57Y127        LUT6 (Prop_lut6_I0_O)        0.124   276.765 r  vpu_hsa/uart_data_frame[14]_i_2/O
                         net (fo=1, routed)           0.424   277.189    vpu_hsa/uart_data_frame[14]_i_2_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I0_O)        0.124   277.313 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000   277.313    vpu_hsa_n_0
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474   273.649    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism             -0.064   273.585    
                         clock uncertainty           -0.224   273.361    
    SLICE_X54Y127        FDRE (Setup_fdre_C_D)        0.077   273.438    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                        273.438    
                         arrival time                        -277.313    
  -------------------------------------------------------------------
                         slack                                 -3.875    

Slack (VIOLATED) :        -3.803ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.825ns  (logic 0.704ns (38.567%)  route 1.121ns (61.433%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.378ns = ( 275.378 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.883   275.378    vpu_hsa/p_0_out
    SLICE_X59Y122        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDRE (Prop_fdre_C_Q)         0.456   275.834 r  vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.708   276.542    vpu_hsa/result[1]__0[1]
    SLICE_X58Y122        LUT6 (Prop_lut6_I4_O)        0.124   276.666 r  vpu_hsa/uart_data_frame[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.413   277.079    vpu_hsa/uart_data_frame[1]_i_2_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I3_O)        0.124   277.203 r  vpu_hsa/uart_data_frame[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   277.203    vpu_hsa_n_14
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.481   273.656    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.224   273.368    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.031   273.399    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                        273.399    
                         arrival time                        -277.203    
  -------------------------------------------------------------------
                         slack                                 -3.803    

Slack (VIOLATED) :        -3.735ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[4]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.785ns  (logic 0.704ns (39.437%)  route 1.081ns (60.563%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 273.651 - 271.111 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 275.393 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.898   275.393    vpu_hsa/p_0_out
    SLICE_X59Y123        FDRE                                         r  vpu_hsa/uart_data_frame[4]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.456   275.849 r  vpu_hsa/uart_data_frame[4]_i_3_psdsp/Q
                         net (fo=1, routed)           0.658   276.507    vpu_hsa/result[2]__0[4]
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.124   276.631 r  vpu_hsa/uart_data_frame[4]_i_3_comp_1/O
                         net (fo=1, routed)           0.423   277.054    vpu_hsa/uart_data_frame[4]_i_3_n_0
    SLICE_X58Y124        LUT6 (Prop_lut6_I3_O)        0.124   277.178 r  vpu_hsa/uart_data_frame[4]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.178    vpu_hsa_n_5
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476   273.651    clk_uart
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism             -0.064   273.587    
                         clock uncertainty           -0.224   273.363    
    SLICE_X58Y124        FDRE (Setup_fdre_C_D)        0.079   273.442    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                        273.442    
                         arrival time                        -277.178    
  -------------------------------------------------------------------
                         slack                                 -3.735    

Slack (VIOLATED) :        -3.706ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.706ns  (logic 0.704ns (41.256%)  route 1.002ns (58.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 273.653 - 271.111 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 275.395 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.900   275.395    vpu_hsa/p_0_out
    SLICE_X59Y124        FDRE                                         r  vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.456   275.851 r  vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.599   276.450    vpu_hsa/result[0]__0[8]
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124   276.574 r  vpu_hsa/uart_data_frame[8]_i_2/O
                         net (fo=1, routed)           0.403   276.977    vpu_hsa/uart_data_frame[8]_i_2_n_0
    SLICE_X61Y126        LUT6 (Prop_lut6_I0_O)        0.124   277.101 r  vpu_hsa/uart_data_frame[8]_i_1/O
                         net (fo=1, routed)           0.000   277.101    vpu_hsa_n_4
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478   273.653    clk_uart
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism             -0.064   273.589    
                         clock uncertainty           -0.224   273.365    
    SLICE_X61Y126        FDRE (Setup_fdre_C_D)        0.029   273.394    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                        273.394    
                         arrival time                        -277.101    
  -------------------------------------------------------------------
                         slack                                 -3.706    

Slack (VIOLATED) :        -3.705ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.751ns  (logic 0.704ns (40.197%)  route 1.047ns (59.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 273.651 - 271.111 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 275.395 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.900   275.395    vpu_hsa/p_0_out
    SLICE_X59Y124        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.456   275.851 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.638   276.489    vpu_hsa/result[3]__0[6]
    SLICE_X58Y124        LUT6 (Prop_lut6_I5_O)        0.124   276.613 r  vpu_hsa/uart_data_frame[6]_i_2_comp_1/O
                         net (fo=1, routed)           0.409   277.022    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X60Y124        LUT5 (Prop_lut5_I2_O)        0.124   277.146 r  vpu_hsa/uart_data_frame[6]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.146    vpu_hsa_n_12
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476   273.651    clk_uart
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.587    
                         clock uncertainty           -0.224   273.363    
    SLICE_X60Y124        FDRE (Setup_fdre_C_D)        0.077   273.440    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.440    
                         arrival time                        -277.146    
  -------------------------------------------------------------------
                         slack                                 -3.705    

Slack (VIOLATED) :        -3.668ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.280ns  (logic 0.890ns (39.037%)  route 1.390ns (60.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 273.655 - 271.111 ) 
    Source Clock Delay      (SCD):    4.833ns = ( 274.833 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.338   274.833    vpu_hsa/p_0_out
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.518   275.351 r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/Q
                         net (fo=1, routed)           0.491   275.843    vpu_hsa/result[7]__0[2]
    SLICE_X54Y114        LUT6 (Prop_lut6_I5_O)        0.124   275.967 r  vpu_hsa/uart_data_frame[2]_i_4/O
                         net (fo=1, routed)           0.589   276.556    vpu_hsa/uart_data_frame[2]_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I2_O)        0.124   276.680 f  vpu_hsa/uart_data_frame[2]_i_2/O
                         net (fo=1, routed)           0.309   276.989    vpu_hsa/uart_data_frame[2]_i_2_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.124   277.113 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000   277.113    vpu_hsa_n_7
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.480   273.655    clk_uart
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.591    
                         clock uncertainty           -0.224   273.367    
    SLICE_X54Y117        FDRE (Setup_fdre_C_D)        0.077   273.444    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.444    
                         arrival time                        -277.113    
  -------------------------------------------------------------------
                         slack                                 -3.668    

Slack (VIOLATED) :        -3.656ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.780ns  (logic 0.704ns (39.560%)  route 1.076ns (60.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 273.658 - 271.111 ) 
    Source Clock Delay      (SCD):    5.279ns = ( 275.279 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.784   275.279    vpu_hsa/p_0_out
    SLICE_X59Y119        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDRE (Prop_fdre_C_Q)         0.456   275.735 r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.680   276.415    vpu_hsa/result[3]__0[3]
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124   276.539 r  vpu_hsa/uart_data_frame[3]_i_3/O
                         net (fo=1, routed)           0.395   276.934    vpu_hsa/uart_data_frame[3]_i_3_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I2_O)        0.124   277.058 r  vpu_hsa/uart_data_frame[3]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.058    vpu_hsa_n_6
    SLICE_X61Y118        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.483   273.658    clk_uart
    SLICE_X61Y118        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.594    
                         clock uncertainty           -0.224   273.370    
    SLICE_X61Y118        FDRE (Setup_fdre_C_D)        0.032   273.402    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.402    
                         arrival time                        -277.058    
  -------------------------------------------------------------------
                         slack                                 -3.656    

Slack (VIOLATED) :        -3.616ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.668ns  (logic 0.704ns (42.198%)  route 0.964ns (57.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 275.393 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.898   275.393    vpu_hsa/p_0_out
    SLICE_X59Y123        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.456   275.849 r  vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.655   276.504    vpu_hsa/result[6]__0[5]
    SLICE_X59Y123        LUT6 (Prop_lut6_I1_O)        0.124   276.628 r  vpu_hsa/uart_data_frame[5]_i_3/O
                         net (fo=1, routed)           0.309   276.937    vpu_hsa/uart_data_frame[5]_i_3_n_0
    SLICE_X60Y122        LUT5 (Prop_lut5_I1_O)        0.124   277.061 r  vpu_hsa/uart_data_frame[5]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.061    vpu_hsa_n_13
    SLICE_X60Y122        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479   273.654    clk_uart
    SLICE_X60Y122        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X60Y122        FDRE (Setup_fdre_C_D)        0.079   273.445    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                        273.445    
                         arrival time                        -277.061    
  -------------------------------------------------------------------
                         slack                                 -3.616    

Slack (VIOLATED) :        -3.600ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.683ns  (logic 0.704ns (41.822%)  route 0.979ns (58.178%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 273.653 - 271.111 ) 
    Source Clock Delay      (SCD):    5.363ns = ( 275.363 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.869   275.363    vpu_hsa/p_0_out
    SLICE_X61Y122        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDRE (Prop_fdre_C_Q)         0.456   275.819 r  vpu_hsa/uart_data_frame[9]_i_3_psdsp/Q
                         net (fo=1, routed)           0.817   276.637    vpu_hsa/result[7]__0[9]
    SLICE_X58Y123        LUT6 (Prop_lut6_I0_O)        0.124   276.761 r  vpu_hsa/uart_data_frame[9]_i_3/O
                         net (fo=1, routed)           0.162   276.923    vpu_hsa/uart_data_frame[9]_i_3_n_0
    SLICE_X58Y123        LUT4 (Prop_lut4_I3_O)        0.124   277.047 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000   277.047    vpu_hsa_n_10
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478   273.653    clk_uart
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism             -0.064   273.589    
                         clock uncertainty           -0.224   273.365    
    SLICE_X58Y123        FDRE (Setup_fdre_C_D)        0.081   273.446    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                        273.446    
                         arrival time                        -277.047    
  -------------------------------------------------------------------
                         slack                                 -3.600    

Slack (VIOLATED) :        -3.591ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.083ns  (logic 0.766ns (36.778%)  route 1.317ns (63.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 273.661 - 271.111 ) 
    Source Clock Delay      (SCD):    4.912ns = ( 274.912 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.418   274.912    vpu_hsa/p_0_out
    SLICE_X56Y102        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.518   275.430 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/Q
                         net (fo=1, routed)           0.545   275.975    vpu_hsa/result[6]__0[12]
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.124   276.099 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.772   276.871    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.124   276.995 r  vpu_hsa/uart_data_frame[12]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.995    vpu_hsa_n_1
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.486   273.661    clk_uart
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.597    
                         clock uncertainty           -0.224   273.373    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.031   273.404    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.404    
                         arrival time                        -276.995    
  -------------------------------------------------------------------
                         slack                                 -3.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.988%)  route 0.589ns (76.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.560     0.690    clk100
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.141     0.831 r  compute_done_reg/Q
                         net (fo=2, routed)           0.344     1.175    UART_RECEIVER/compute_done
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.220 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.245     1.465    UART_RECEIVER_n_107
    SLICE_X43Y110        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.830     0.920    clk_uart
    SLICE_X43Y110        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.224     1.232    
    SLICE_X43Y110        FDRE (Hold_fdre_C_D)         0.072     1.304    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.231ns (46.356%)  route 0.267ns (53.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.536     1.499    vpu_hsa/p_0_out
    SLICE_X53Y111        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/Q
                         net (fo=1, routed)           0.158     1.798    vpu_hsa/result[1]__0[12]
    SLICE_X53Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  vpu_hsa/uart_data_frame[12]_i_3_comp/O
                         net (fo=1, routed)           0.109     1.952    vpu_hsa/uart_data_frame[12]_i_3_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.997 r  vpu_hsa/uart_data_frame[12]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.997    vpu_hsa_n_1
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.826     0.917    clk_uart
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.224     1.229    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.092     1.321    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.662     1.624    vpu_hsa/p_0_out
    SLICE_X55Y120        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141     1.765 r  vpu_hsa/uart_data_frame[10]_i_1_psdsp/Q
                         net (fo=1, routed)           0.201     1.967    vpu_hsa/result[6]__0[10]
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  vpu_hsa/uart_data_frame[10]_i_1/O
                         net (fo=1, routed)           0.000     2.012    vpu_hsa_n_3
    SLICE_X53Y120        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.817     0.907    clk_uart
    SLICE_X53Y120        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.089     0.995    
                         clock uncertainty            0.224     1.219    
    SLICE_X53Y120        FDRE (Hold_fdre_C_D)         0.092     1.311    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.254ns (50.148%)  route 0.252ns (49.852%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.681     1.643    vpu_hsa/p_0_out
    SLICE_X54Y119        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_fdre_C_Q)         0.164     1.807 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/Q
                         net (fo=1, routed)           0.106     1.914    vpu_hsa/result[2]__0[2]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.146     2.105    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000     2.150    vpu_hsa_n_7
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.910    clk_uart
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     0.998    
                         clock uncertainty            0.224     1.222    
    SLICE_X54Y117        FDRE (Hold_fdre_C_D)         0.120     1.342    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.362%)  route 0.219ns (48.638%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.733     1.696    vpu_hsa/p_0_out
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141     1.837 r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.108     1.945    vpu_hsa/result[4]__0[14]
    SLICE_X55Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  vpu_hsa/uart_data_frame[14]_i_3/O
                         net (fo=1, routed)           0.110     2.101    vpu_hsa/uart_data_frame[14]_i_3_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I2_O)        0.045     2.146 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000     2.146    vpu_hsa_n_0
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.814     0.905    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.089     0.993    
                         clock uncertainty            0.224     1.217    
    SLICE_X54Y127        FDRE (Hold_fdre_C_D)         0.120     1.337    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.254ns (53.384%)  route 0.222ns (46.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.719     1.682    vpu_hsa/p_0_out
    SLICE_X60Y123        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.164     1.846 r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.130     1.976    vpu_hsa/result[1]__0[9]
    SLICE_X58Y123        LUT6 (Prop_lut6_I3_O)        0.045     2.021 r  vpu_hsa/uart_data_frame[9]_i_2/O
                         net (fo=1, routed)           0.091     2.112    vpu_hsa/uart_data_frame[9]_i_2_n_0
    SLICE_X58Y123        LUT4 (Prop_lut4_I1_O)        0.045     2.157 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     2.157    vpu_hsa_n_10
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.816     0.906    clk_uart
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.089     0.994    
                         clock uncertainty            0.224     1.218    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.121     1.339    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.800%)  route 0.202ns (49.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.758     1.721    vpu_hsa/p_0_out
    SLICE_X60Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/Q
                         net (fo=1, routed)           0.202     2.087    vpu_hsa/result[7]__0[1]
    SLICE_X59Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.132 r  vpu_hsa/uart_data_frame[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.132    vpu_hsa_n_14
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.909    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.224     1.221    
    SLICE_X59Y121        FDRE (Hold_fdre_C_D)         0.092     1.313    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.669%)  route 0.100ns (28.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.814     1.777    vpu_hsa/p_0_out
    SLICE_X56Y126        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.164     1.941 r  vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.049     1.990    vpu_hsa/result[6]__0[15]
    SLICE_X57Y126        LUT6 (Prop_lut6_I1_O)        0.045     2.035 r  vpu_hsa/uart_data_frame[15]_i_3/O
                         net (fo=1, routed)           0.051     2.086    vpu_hsa/uart_data_frame[15]_i_3_n_0
    SLICE_X57Y126        LUT5 (Prop_lut5_I1_O)        0.045     2.131 r  vpu_hsa/uart_data_frame[15]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.131    vpu_hsa_n_8
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.814     0.904    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.089     0.992    
                         clock uncertainty            0.224     1.216    
    SLICE_X57Y126        FDRE (Hold_fdre_C_D)         0.091     1.307    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.779%)  route 0.433ns (65.221%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.510     1.473    vpu_hsa/p_0_out
    SLICE_X35Y121        FDRE                                         r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.351     1.965    vpu_hsa/result[0]__0[7]
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  vpu_hsa/uart_data_frame[7]_i_2/O
                         net (fo=1, routed)           0.082     2.092    vpu_hsa/uart_data_frame[7]_i_2_n_0
    SLICE_X57Y122        LUT4 (Prop_lut4_I1_O)        0.045     2.137 r  vpu_hsa/uart_data_frame[7]_i_1/O
                         net (fo=1, routed)           0.000     2.137    vpu_hsa_n_11
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.816     0.906    clk_uart
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism              0.089     0.994    
                         clock uncertainty            0.224     1.218    
    SLICE_X57Y122        FDRE (Hold_fdre_C_D)         0.092     1.310    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.185ns (41.004%)  route 0.266ns (58.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.758     1.721    vpu_hsa/p_0_out
    SLICE_X61Y121        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  vpu_hsa/uart_data_frame[0]_i_2_psdsp/Q
                         net (fo=1, routed)           0.266     2.128    vpu_hsa/result[2]__0[0]
    SLICE_X59Y121        LUT5 (Prop_lut5_I3_O)        0.044     2.172 r  vpu_hsa/uart_data_frame[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.172    vpu_hsa_n_15
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.909    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.224     1.221    
    SLICE_X59Y121        FDRE (Hold_fdre_C_D)         0.107     1.328    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.844    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       56.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.172ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.993ns  (logic 1.531ns (13.927%)  route 9.462ns (86.073%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.732    13.693    UART_RECEIVER_n_35
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479    70.321    clk_uart
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X60Y127        FDRE (Setup_fdre_C_CE)      -0.377    69.865    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         69.865    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                 56.172    

Slack (MET) :             56.293ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 1.536ns (14.322%)  route 9.189ns (85.678%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          3.459    13.425    UART_RECEIVER_n_105
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479    70.321    clk_uart
    SLICE_X60Y127        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X60Y127        FDRE (Setup_fdre_C_R)       -0.524    69.718    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         69.718    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                 56.293    

Slack (MET) :             56.368ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.792ns  (logic 1.531ns (14.187%)  route 9.261ns (85.813%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.530    13.491    UART_RECEIVER_n_35
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.108    70.237    
    SLICE_X54Y127        FDRE (Setup_fdre_C_CE)      -0.377    69.860    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         69.860    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                 56.368    

Slack (MET) :             56.458ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.670ns  (logic 1.531ns (14.349%)  route 9.139ns (85.651%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 70.320 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.408    13.369    UART_RECEIVER_n_35
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478    70.320    clk_uart
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.028    70.348    
                         clock uncertainty           -0.108    70.241    
    SLICE_X61Y126        FDRE (Setup_fdre_C_CE)      -0.413    69.828    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         69.828    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                 56.458    

Slack (MET) :             56.622ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 1.531ns (14.578%)  route 8.971ns (85.422%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.241    13.202    UART_RECEIVER_n_35
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.108    70.237    
    SLICE_X57Y126        FDRE (Setup_fdre_C_CE)      -0.413    69.824    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         69.824    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 56.622    

Slack (MET) :             56.768ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 1.531ns (14.730%)  route 8.863ns (85.270%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 70.318 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.132    13.093    UART_RECEIVER_n_35
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476    70.318    clk_uart
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.028    70.346    
                         clock uncertainty           -0.108    70.239    
    SLICE_X58Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.862    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         69.862    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                 56.768    

Slack (MET) :             56.818ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 1.536ns (14.927%)  route 8.754ns (85.073%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 70.316 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          3.024    12.990    UART_RECEIVER_n_105
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474    70.316    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.344    
                         clock uncertainty           -0.108    70.237    
    SLICE_X57Y126        FDRE (Setup_fdre_C_R)       -0.429    69.808    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         69.808    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 56.818    

Slack (MET) :             56.965ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 1.531ns (15.014%)  route 8.666ns (84.986%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 70.318 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.936    12.897    UART_RECEIVER_n_35
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476    70.318    clk_uart
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism              0.028    70.346    
                         clock uncertainty           -0.108    70.239    
    SLICE_X60Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.862    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         69.862    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 56.965    

Slack (MET) :             56.984ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.173ns  (logic 1.531ns (15.049%)  route 8.642ns (84.951%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 70.314 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.321     9.961 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.912    12.873    UART_RECEIVER_n_35
    SLICE_X56Y124        FDRE                                         r  uart_data_frame_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.472    70.314    clk_uart
    SLICE_X56Y124        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.028    70.342    
                         clock uncertainty           -0.108    70.235    
    SLICE_X56Y124        FDRE (Setup_fdre_C_CE)      -0.377    69.858    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         69.858    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                 56.984    

Slack (MET) :             56.993ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.116ns  (logic 1.536ns (15.184%)  route 8.580ns (84.816%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 70.317 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456     3.156 f  UART_RECEIVER/data_frame_reg[17]/Q
                         net (fo=48, routed)          2.243     5.399    UART_RECEIVER/Q[17]
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.152     5.551 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11/O
                         net (fo=1, routed)           1.281     6.832    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_11_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.326     7.158 f  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7/O
                         net (fo=1, routed)           0.611     7.769    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_7_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=3, routed)           1.123     9.016    UART_RECEIVER/FSM_sequential_operating_mode[0]_i_2_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I2_O)        0.152     9.168 r  UART_RECEIVER/uart_data_frame[28]_i_4/O
                         net (fo=3, routed)           0.472     9.640    UART_RECEIVER/uart_data_frame[28]_i_4_n_0
    SLICE_X39Y110        LUT4 (Prop_lut4_I0_O)        0.326     9.966 r  UART_RECEIVER/uart_data_frame[25]_i_1/O
                         net (fo=10, routed)          2.850    12.816    UART_RECEIVER_n_105
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.475    70.317    clk_uart
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism              0.028    70.345    
                         clock uncertainty           -0.108    70.238    
    SLICE_X57Y122        FDRE (Setup_fdre_C_R)       -0.429    69.809    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                         69.809    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                 56.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMC_D1/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_sram_reg_0_7_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.559     0.689    UART_RECEIVER/clk_uart
    SLICE_X44Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  UART_RECEIVER/data_frame_reg[16]/Q
                         net (fo=47, routed)          0.345     1.175    acts_sram_reg_0_7_12_15/ADDRD0
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.831     0.921    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y109        RAMS32                                       r  acts_sram_reg_0_7_12_15/RAMD_D1/CLK
                         clock pessimism             -0.214     0.707    
                         clock uncertainty            0.108     0.815    
    SLICE_X42Y109        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.125    acts_sram_reg_0_7_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.209%)  route 0.151ns (51.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.556     0.686    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X47Y113        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[2]/Q
                         net (fo=5, routed)           0.151     0.978    UART_RECEIVER/data_byte[2]
    SLICE_X45Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.827     0.918    UART_RECEIVER/clk_uart
    SLICE_X45Y112        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
                         clock pessimism             -0.194     0.724    
                         clock uncertainty            0.108     0.832    
    SLICE_X45Y112        FDRE (Hold_fdre_C_D)         0.070     0.902    UART_RECEIVER/data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.555     0.685    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X46Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     0.849 r  UART_RECEIVER/UART_BYTE_RECEIVER/last_rx_reg/Q
                         net (fo=1, routed)           0.082     0.931    UART_RECEIVER/UART_BYTE_RECEIVER/last_rx
    SLICE_X47Y116        LUT6 (Prop_lut6_I2_O)        0.045     0.976 r  UART_RECEIVER/UART_BYTE_RECEIVER/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.976    UART_RECEIVER/UART_BYTE_RECEIVER/state[0]_i_1_n_0
    SLICE_X47Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.824     0.914    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X47Y116        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]/C
                         clock pessimism             -0.216     0.698    
                         clock uncertainty            0.108     0.806    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.091     0.897    UART_RECEIVER/UART_BYTE_RECEIVER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0_1

Setup :           17  Failing Endpoints,  Worst Slack       -3.875ns,  Total Violation      -59.582ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.875ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.855ns  (logic 0.766ns (41.295%)  route 1.089ns (58.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 273.649 - 271.111 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 275.458 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.963   275.458    vpu_hsa/p_0_out
    SLICE_X56Y127        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDRE (Prop_fdre_C_Q)         0.518   275.976 r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.665   276.641    vpu_hsa/result[3]__0[14]
    SLICE_X57Y127        LUT6 (Prop_lut6_I0_O)        0.124   276.765 r  vpu_hsa/uart_data_frame[14]_i_2/O
                         net (fo=1, routed)           0.424   277.189    vpu_hsa/uart_data_frame[14]_i_2_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I0_O)        0.124   277.313 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000   277.313    vpu_hsa_n_0
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.474   273.649    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism             -0.064   273.585    
                         clock uncertainty           -0.224   273.361    
    SLICE_X54Y127        FDRE (Setup_fdre_C_D)        0.077   273.438    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                        273.438    
                         arrival time                        -277.313    
  -------------------------------------------------------------------
                         slack                                 -3.875    

Slack (VIOLATED) :        -3.803ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.825ns  (logic 0.704ns (38.567%)  route 1.121ns (61.433%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.378ns = ( 275.378 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.883   275.378    vpu_hsa/p_0_out
    SLICE_X59Y122        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDRE (Prop_fdre_C_Q)         0.456   275.834 r  vpu_hsa/uart_data_frame[1]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.708   276.542    vpu_hsa/result[1]__0[1]
    SLICE_X58Y122        LUT6 (Prop_lut6_I4_O)        0.124   276.666 r  vpu_hsa/uart_data_frame[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.413   277.079    vpu_hsa/uart_data_frame[1]_i_2_n_0
    SLICE_X59Y121        LUT6 (Prop_lut6_I3_O)        0.124   277.203 r  vpu_hsa/uart_data_frame[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   277.203    vpu_hsa_n_14
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.481   273.656    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.224   273.368    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)        0.031   273.399    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                        273.399    
                         arrival time                        -277.203    
  -------------------------------------------------------------------
                         slack                                 -3.803    

Slack (VIOLATED) :        -3.735ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[4]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.785ns  (logic 0.704ns (39.437%)  route 1.081ns (60.563%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 273.651 - 271.111 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 275.393 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.898   275.393    vpu_hsa/p_0_out
    SLICE_X59Y123        FDRE                                         r  vpu_hsa/uart_data_frame[4]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.456   275.849 r  vpu_hsa/uart_data_frame[4]_i_3_psdsp/Q
                         net (fo=1, routed)           0.658   276.507    vpu_hsa/result[2]__0[4]
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.124   276.631 r  vpu_hsa/uart_data_frame[4]_i_3_comp_1/O
                         net (fo=1, routed)           0.423   277.054    vpu_hsa/uart_data_frame[4]_i_3_n_0
    SLICE_X58Y124        LUT6 (Prop_lut6_I3_O)        0.124   277.178 r  vpu_hsa/uart_data_frame[4]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.178    vpu_hsa_n_5
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476   273.651    clk_uart
    SLICE_X58Y124        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism             -0.064   273.587    
                         clock uncertainty           -0.224   273.363    
    SLICE_X58Y124        FDRE (Setup_fdre_C_D)        0.079   273.442    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                        273.442    
                         arrival time                        -277.178    
  -------------------------------------------------------------------
                         slack                                 -3.735    

Slack (VIOLATED) :        -3.706ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.706ns  (logic 0.704ns (41.256%)  route 1.002ns (58.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 273.653 - 271.111 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 275.395 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.900   275.395    vpu_hsa/p_0_out
    SLICE_X59Y124        FDRE                                         r  vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.456   275.851 r  vpu_hsa/uart_data_frame[8]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.599   276.450    vpu_hsa/result[0]__0[8]
    SLICE_X61Y126        LUT6 (Prop_lut6_I5_O)        0.124   276.574 r  vpu_hsa/uart_data_frame[8]_i_2/O
                         net (fo=1, routed)           0.403   276.977    vpu_hsa/uart_data_frame[8]_i_2_n_0
    SLICE_X61Y126        LUT6 (Prop_lut6_I0_O)        0.124   277.101 r  vpu_hsa/uart_data_frame[8]_i_1/O
                         net (fo=1, routed)           0.000   277.101    vpu_hsa_n_4
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478   273.653    clk_uart
    SLICE_X61Y126        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism             -0.064   273.589    
                         clock uncertainty           -0.224   273.365    
    SLICE_X61Y126        FDRE (Setup_fdre_C_D)        0.029   273.394    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                        273.394    
                         arrival time                        -277.101    
  -------------------------------------------------------------------
                         slack                                 -3.706    

Slack (VIOLATED) :        -3.705ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.751ns  (logic 0.704ns (40.197%)  route 1.047ns (59.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 273.651 - 271.111 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 275.395 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.900   275.395    vpu_hsa/p_0_out
    SLICE_X59Y124        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.456   275.851 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.638   276.489    vpu_hsa/result[3]__0[6]
    SLICE_X58Y124        LUT6 (Prop_lut6_I5_O)        0.124   276.613 r  vpu_hsa/uart_data_frame[6]_i_2_comp_1/O
                         net (fo=1, routed)           0.409   277.022    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X60Y124        LUT5 (Prop_lut5_I2_O)        0.124   277.146 r  vpu_hsa/uart_data_frame[6]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.146    vpu_hsa_n_12
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.476   273.651    clk_uart
    SLICE_X60Y124        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.587    
                         clock uncertainty           -0.224   273.363    
    SLICE_X60Y124        FDRE (Setup_fdre_C_D)        0.077   273.440    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.440    
                         arrival time                        -277.146    
  -------------------------------------------------------------------
                         slack                                 -3.705    

Slack (VIOLATED) :        -3.668ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.280ns  (logic 0.890ns (39.037%)  route 1.390ns (60.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 273.655 - 271.111 ) 
    Source Clock Delay      (SCD):    4.833ns = ( 274.833 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.338   274.833    vpu_hsa/p_0_out
    SLICE_X54Y114        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.518   275.351 r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/Q
                         net (fo=1, routed)           0.491   275.843    vpu_hsa/result[7]__0[2]
    SLICE_X54Y114        LUT6 (Prop_lut6_I5_O)        0.124   275.967 r  vpu_hsa/uart_data_frame[2]_i_4/O
                         net (fo=1, routed)           0.589   276.556    vpu_hsa/uart_data_frame[2]_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I2_O)        0.124   276.680 f  vpu_hsa/uart_data_frame[2]_i_2/O
                         net (fo=1, routed)           0.309   276.989    vpu_hsa/uart_data_frame[2]_i_2_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.124   277.113 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000   277.113    vpu_hsa_n_7
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.480   273.655    clk_uart
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.591    
                         clock uncertainty           -0.224   273.367    
    SLICE_X54Y117        FDRE (Setup_fdre_C_D)        0.077   273.444    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.444    
                         arrival time                        -277.113    
  -------------------------------------------------------------------
                         slack                                 -3.668    

Slack (VIOLATED) :        -3.656ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.780ns  (logic 0.704ns (39.560%)  route 1.076ns (60.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 273.658 - 271.111 ) 
    Source Clock Delay      (SCD):    5.279ns = ( 275.279 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.784   275.279    vpu_hsa/p_0_out
    SLICE_X59Y119        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDRE (Prop_fdre_C_Q)         0.456   275.735 r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.680   276.415    vpu_hsa/result[3]__0[3]
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124   276.539 r  vpu_hsa/uart_data_frame[3]_i_3/O
                         net (fo=1, routed)           0.395   276.934    vpu_hsa/uart_data_frame[3]_i_3_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I2_O)        0.124   277.058 r  vpu_hsa/uart_data_frame[3]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.058    vpu_hsa_n_6
    SLICE_X61Y118        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.483   273.658    clk_uart
    SLICE_X61Y118        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.594    
                         clock uncertainty           -0.224   273.370    
    SLICE_X61Y118        FDRE (Setup_fdre_C_D)        0.032   273.402    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.402    
                         arrival time                        -277.058    
  -------------------------------------------------------------------
                         slack                                 -3.656    

Slack (VIOLATED) :        -3.616ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.668ns  (logic 0.704ns (42.198%)  route 0.964ns (57.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.393ns = ( 275.393 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.898   275.393    vpu_hsa/p_0_out
    SLICE_X59Y123        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.456   275.849 r  vpu_hsa/uart_data_frame[5]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.655   276.504    vpu_hsa/result[6]__0[5]
    SLICE_X59Y123        LUT6 (Prop_lut6_I1_O)        0.124   276.628 r  vpu_hsa/uart_data_frame[5]_i_3/O
                         net (fo=1, routed)           0.309   276.937    vpu_hsa/uart_data_frame[5]_i_3_n_0
    SLICE_X60Y122        LUT5 (Prop_lut5_I1_O)        0.124   277.061 r  vpu_hsa/uart_data_frame[5]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.061    vpu_hsa_n_13
    SLICE_X60Y122        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.479   273.654    clk_uart
    SLICE_X60Y122        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X60Y122        FDRE (Setup_fdre_C_D)        0.079   273.445    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                        273.445    
                         arrival time                        -277.061    
  -------------------------------------------------------------------
                         slack                                 -3.616    

Slack (VIOLATED) :        -3.600ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.683ns  (logic 0.704ns (41.822%)  route 0.979ns (58.178%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 273.653 - 271.111 ) 
    Source Clock Delay      (SCD):    5.363ns = ( 275.363 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.869   275.363    vpu_hsa/p_0_out
    SLICE_X61Y122        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDRE (Prop_fdre_C_Q)         0.456   275.819 r  vpu_hsa/uart_data_frame[9]_i_3_psdsp/Q
                         net (fo=1, routed)           0.817   276.637    vpu_hsa/result[7]__0[9]
    SLICE_X58Y123        LUT6 (Prop_lut6_I0_O)        0.124   276.761 r  vpu_hsa/uart_data_frame[9]_i_3/O
                         net (fo=1, routed)           0.162   276.923    vpu_hsa/uart_data_frame[9]_i_3_n_0
    SLICE_X58Y123        LUT4 (Prop_lut4_I3_O)        0.124   277.047 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000   277.047    vpu_hsa_n_10
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.478   273.653    clk_uart
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism             -0.064   273.589    
                         clock uncertainty           -0.224   273.365    
    SLICE_X58Y123        FDRE (Setup_fdre_C_D)        0.081   273.446    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                        273.446    
                         arrival time                        -277.047    
  -------------------------------------------------------------------
                         slack                                 -3.600    

Slack (VIOLATED) :        -3.591ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.083ns  (logic 0.766ns (36.778%)  route 1.317ns (63.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 273.661 - 271.111 ) 
    Source Clock Delay      (SCD):    4.912ns = ( 274.912 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.286   273.371    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124   273.495 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.418   274.912    vpu_hsa/p_0_out
    SLICE_X56Y102        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.518   275.430 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/Q
                         net (fo=1, routed)           0.545   275.975    vpu_hsa/result[6]__0[12]
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.124   276.099 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.772   276.871    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.124   276.995 r  vpu_hsa/uart_data_frame[12]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.995    vpu_hsa_n_1
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        1.486   273.661    clk_uart
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.597    
                         clock uncertainty           -0.224   273.373    
    SLICE_X53Y109        FDRE (Setup_fdre_C_D)        0.031   273.404    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.404    
                         arrival time                        -276.995    
  -------------------------------------------------------------------
                         slack                                 -3.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.988%)  route 0.589ns (76.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.560     0.690    clk100
    SLICE_X40Y110        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.141     0.831 r  compute_done_reg/Q
                         net (fo=2, routed)           0.344     1.175    UART_RECEIVER/compute_done
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.220 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.245     1.465    UART_RECEIVER_n_107
    SLICE_X43Y110        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.830     0.920    clk_uart
    SLICE_X43Y110        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.224     1.232    
    SLICE_X43Y110        FDRE (Hold_fdre_C_D)         0.072     1.304    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.231ns (46.356%)  route 0.267ns (53.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.536     1.499    vpu_hsa/p_0_out
    SLICE_X53Y111        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/Q
                         net (fo=1, routed)           0.158     1.798    vpu_hsa/result[1]__0[12]
    SLICE_X53Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  vpu_hsa/uart_data_frame[12]_i_3_comp/O
                         net (fo=1, routed)           0.109     1.952    vpu_hsa/uart_data_frame[12]_i_3_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.997 r  vpu_hsa/uart_data_frame[12]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.997    vpu_hsa_n_1
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.826     0.917    clk_uart
    SLICE_X53Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.224     1.229    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.092     1.321    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.662     1.624    vpu_hsa/p_0_out
    SLICE_X55Y120        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141     1.765 r  vpu_hsa/uart_data_frame[10]_i_1_psdsp/Q
                         net (fo=1, routed)           0.201     1.967    vpu_hsa/result[6]__0[10]
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  vpu_hsa/uart_data_frame[10]_i_1/O
                         net (fo=1, routed)           0.000     2.012    vpu_hsa_n_3
    SLICE_X53Y120        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.817     0.907    clk_uart
    SLICE_X53Y120        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.089     0.995    
                         clock uncertainty            0.224     1.219    
    SLICE_X53Y120        FDRE (Hold_fdre_C_D)         0.092     1.311    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.254ns (50.148%)  route 0.252ns (49.852%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.681     1.643    vpu_hsa/p_0_out
    SLICE_X54Y119        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_fdre_C_Q)         0.164     1.807 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/Q
                         net (fo=1, routed)           0.106     1.914    vpu_hsa/result[2]__0[2]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.146     2.105    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000     2.150    vpu_hsa_n_7
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.910    clk_uart
    SLICE_X54Y117        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     0.998    
                         clock uncertainty            0.224     1.222    
    SLICE_X54Y117        FDRE (Hold_fdre_C_D)         0.120     1.342    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.362%)  route 0.219ns (48.638%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.733     1.696    vpu_hsa/p_0_out
    SLICE_X57Y129        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y129        FDRE (Prop_fdre_C_Q)         0.141     1.837 r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.108     1.945    vpu_hsa/result[4]__0[14]
    SLICE_X55Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  vpu_hsa/uart_data_frame[14]_i_3/O
                         net (fo=1, routed)           0.110     2.101    vpu_hsa/uart_data_frame[14]_i_3_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I2_O)        0.045     2.146 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000     2.146    vpu_hsa_n_0
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.814     0.905    clk_uart
    SLICE_X54Y127        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.089     0.993    
                         clock uncertainty            0.224     1.217    
    SLICE_X54Y127        FDRE (Hold_fdre_C_D)         0.120     1.337    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.254ns (53.384%)  route 0.222ns (46.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.719     1.682    vpu_hsa/p_0_out
    SLICE_X60Y123        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.164     1.846 r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.130     1.976    vpu_hsa/result[1]__0[9]
    SLICE_X58Y123        LUT6 (Prop_lut6_I3_O)        0.045     2.021 r  vpu_hsa/uart_data_frame[9]_i_2/O
                         net (fo=1, routed)           0.091     2.112    vpu_hsa/uart_data_frame[9]_i_2_n_0
    SLICE_X58Y123        LUT4 (Prop_lut4_I1_O)        0.045     2.157 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     2.157    vpu_hsa_n_10
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.816     0.906    clk_uart
    SLICE_X58Y123        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.089     0.994    
                         clock uncertainty            0.224     1.218    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.121     1.339    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.800%)  route 0.202ns (49.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.758     1.721    vpu_hsa/p_0_out
    SLICE_X60Y121        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/Q
                         net (fo=1, routed)           0.202     2.087    vpu_hsa/result[7]__0[1]
    SLICE_X59Y121        LUT6 (Prop_lut6_I1_O)        0.045     2.132 r  vpu_hsa/uart_data_frame[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.132    vpu_hsa_n_14
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.909    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.224     1.221    
    SLICE_X59Y121        FDRE (Hold_fdre_C_D)         0.092     1.313    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.669%)  route 0.100ns (28.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.814     1.777    vpu_hsa/p_0_out
    SLICE_X56Y126        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.164     1.941 r  vpu_hsa/uart_data_frame[15]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.049     1.990    vpu_hsa/result[6]__0[15]
    SLICE_X57Y126        LUT6 (Prop_lut6_I1_O)        0.045     2.035 r  vpu_hsa/uart_data_frame[15]_i_3/O
                         net (fo=1, routed)           0.051     2.086    vpu_hsa/uart_data_frame[15]_i_3_n_0
    SLICE_X57Y126        LUT5 (Prop_lut5_I1_O)        0.045     2.131 r  vpu_hsa/uart_data_frame[15]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.131    vpu_hsa_n_8
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.814     0.904    clk_uart
    SLICE_X57Y126        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.089     0.992    
                         clock uncertainty            0.224     1.216    
    SLICE_X57Y126        FDRE (Hold_fdre_C_D)         0.091     1.307    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.779%)  route 0.433ns (65.221%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.510     1.473    vpu_hsa/p_0_out
    SLICE_X35Y121        FDRE                                         r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.351     1.965    vpu_hsa/result[0]__0[7]
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  vpu_hsa/uart_data_frame[7]_i_2/O
                         net (fo=1, routed)           0.082     2.092    vpu_hsa/uart_data_frame[7]_i_2_n_0
    SLICE_X57Y122        LUT4 (Prop_lut4_I1_O)        0.045     2.137 r  vpu_hsa/uart_data_frame[7]_i_1/O
                         net (fo=1, routed)           0.000     2.137    vpu_hsa_n_11
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.816     0.906    clk_uart
    SLICE_X57Y122        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism              0.089     0.994    
                         clock uncertainty            0.224     1.218    
    SLICE_X57Y122        FDRE (Hold_fdre_C_D)         0.092     1.310    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.185ns (41.004%)  route 0.266ns (58.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.787     0.918    vpu_hsa/clk100
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.963 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.758     1.721    vpu_hsa/p_0_out
    SLICE_X61Y121        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  vpu_hsa/uart_data_frame[0]_i_2_psdsp/Q
                         net (fo=1, routed)           0.266     2.128    vpu_hsa/result[2]__0[0]
    SLICE_X59Y121        LUT5 (Prop_lut5_I3_O)        0.044     2.172 r  vpu_hsa/uart_data_frame[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.172    vpu_hsa_n_15
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1292, routed)        0.819     0.909    clk_uart
    SLICE_X59Y121        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.224     1.221    
    SLICE_X59Y121        FDRE (Hold_fdre_C_D)         0.107     1.328    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.844    





