#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Nov 29 01:18:38 2016
# Process ID: 19112
# Log file: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/vivado.log
# Journal file: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/lab2-opt/mmm1/mmm1/solution1/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/lab2-opt/mmm1/mmm1/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/proj1_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_obj_detector_0_0

open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:01:39 . Memory (MB): peak = 746.285 ; gain = 205.891
open_bd_design {C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:hls:obj_detector:1.0 - obj_detector_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 832.594 ; gain = 80.227
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/proj1_hls/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/lab2-opt/mmm1/mmm1/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/proj1_hls/solution1/impl/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 852.852 ; gain = 9.465
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:obj_detector:1.0 [get_ips  design_1_obj_detector_0_0]
Upgrading 'C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_obj_detector_0_0 (Obj_detector 1.0) from revision 1611281651 to revision 1611290133
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'design_1_obj_detector_0_0'.
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'design_1_obj_detector_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_obj_detector_0_0/design_1_obj_detector_0_0.upgrade_log'.
CRITICAL WARNING: [BD 41-1165] The interface pin 'B_PORTA' with bus definition 'xilinx.com:interface:bram:1.0' is not found on the upgraded version of the cell '/obj_detector_0'. Its connection to the interface net 'obj_detector_0_B_PORTA' has been removed. 
CRITICAL WARNING: [BD 41-1165] The interface pin 'conv_PORTA' with bus definition 'xilinx.com:interface:bram:1.0' is not found on the upgraded version of the cell '/obj_detector_0'. Its connection to the interface net 'obj_detector_0_conv_PORTA' has been removed. 
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'design_1_obj_detector_0_0' has identified issues that may require user intervention. Please review the upgrade log 'C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_obj_detector_0_0/design_1_obj_detector_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 899.344 ; gain = 46.492
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/W0_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/W1_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_2/BRAM_PORTB]
copy_bd_objs /  [get_bd_cells {hier_bram_0}]
copy_bd_objs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 936.477 ; gain = 27.652
set_property location {4 1190 666} [get_bd_cells hier_bram_3]
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins hier_bram_3/S_AXI_LITE] [get_bd_intf_pins processing_system7_0_axi_periph/M04_AXI]
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/res_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_3/BRAM_PORTB]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins hier_bram_3/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins hier_bram_3/s_axi_lite_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_pins hier_bram_3/ARESETN] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP3 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP3] -boundary_type upper [get_bd_intf_pins hier_bram_3/M00_AXI]
save_bd_design
Wrote  : <C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/S_AXI_HP3_ACLK
/processing_system7_0_axi_periph/M04_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP3_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M04_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M04_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
save_bd_design
Wrote  : <C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-1356] Address block </hier_bram_3/axi_cdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is not mapped into </hier_bram_3/axi_cdma_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </hier_bram_3/axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </hier_bram_3/axi_cdma_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_0/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_1/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_2/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_3/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_cdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_cdma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_cdma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_cdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_cdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_100M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_bram_ctrl_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_bram_ctrl_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_1' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_bram_ctrl_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_cdma_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_cdma_0_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_cdma_0_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_2' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_cdma_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_cdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_0_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_bram_ctrl_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_bram_ctrl_0_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_2' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_bram_ctrl_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_cdma_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_cdma_0_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_cdma_0_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_3' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_cdma_0_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_cdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_0_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_obj_detector_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_obj_detector_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_obj_detector_0_0'...
WARNING: [IP_Flow 19-519] IP 'design_1_obj_detector_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_obj_detector_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_obj_detector_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block obj_detector_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_bram_ctrl_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_bram_ctrl_0_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_3' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_bram_ctrl_0_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_cdma_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_cdma_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_cdma_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_1' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_cdma_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_cdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_s00_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_s00_mmu_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_s00_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_ds_0'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/s00_mmu .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:01:36 ; elapsed = 00:02:01 . Memory (MB): peak = 1264.789 ; gain = 200.090
assign_bd_address [get_bd_addr_segs {hier_bram_3/axi_bram_ctrl_0/S_AXI/Mem0 }]
</hier_bram_3/axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </hier_bram_3/axi_cdma_0/Data> at <0xC0000000[ 8K ]>
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM }]
</processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </hier_bram_3/axi_cdma_0/Data> at <0x00000000[ 512M ]>
set_property offset 0xC6000000 [get_bd_addr_segs {hier_bram_3/axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {hier_bram_3/axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
assign_bd_address [get_bd_addr_segs {hier_bram_3/axi_cdma_0/S_AXI_LITE/Reg }]
</hier_bram_3/axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E230000[ 64K ]>
save_bd_design
Wrote  : <C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_0/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_1/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_2/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_3/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block obj_detector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_ds_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_ds_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1295.520 ; gain = 2.766
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Tue Nov 29 01:49:18 2016] Launched synth_1...
Run output will be captured here: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Nov 29 02:25:34 2016] Launched impl_1...
Run output will be captured here: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.176 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 29 02:39:39 2016] Launched impl_1...
Run output will be captured here: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/runme.log
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} CONFIG.PCW_SD0_GRP_POW_ENABLE {0} CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_0/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_1/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_2/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_bram_3/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block obj_detector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_0/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_1/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_ds_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_2/axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_ds_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_bram_3/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 1491.805 ; gain = 0.000
make_wrapper -files [get_files C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Tue Nov 29 04:55:53 2016] Launched synth_1...
Run output will be captured here: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Nov 29 05:41:17 2016] Launched impl_1...
Run output will be captured here: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1527.098 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 29 05:51:33 2016] Launched impl_1...
Run output will be captured here: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 560 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/.Xil/Vivado-19112-DESKTOP-GKODPFB/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/.Xil/Vivado-19112-DESKTOP-GKODPFB/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/.Xil/Vivado-19112-DESKTOP-GKODPFB/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/.Xil/Vivado-19112-DESKTOP-GKODPFB/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1874.641 ; gain = 32.875
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1874.641 ; gain = 32.875
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 56 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

open_run: Time (s): cpu = 00:00:56 ; elapsed = 00:02:19 . Memory (MB): peak = 1967.234 ; gain = 438.547
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf

file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2357.715 ; gain = 0.000
launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
