{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705655945976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705655945976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 12:19:05 2024 " "Processing started: Fri Jan 19 12:19:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705655945976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655945976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655945976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705655946652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705655946653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_32bit " "Found entity 1: mux_8x1_32bit" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_1bit " "Found entity 1: mux_8x1_1bit" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msb_cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file msb_cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 msb_cla_4bit " "Found entity 1: msb_cla_4bit" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msb_alu_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file msb_alu_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 msb_alu_1_bit " "Found entity 1: msb_alu_1_bit" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_propagate_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_propagate_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_propagate_4bit " "Found entity 1: generate_propagate_4bit" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "full_adder_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/full_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_to_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_to_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_to_32 " "Found entity 1: extend_to_32" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_31bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_31bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_31bit " "Found entity 1: and_31bit" {  } { { "and_31bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/and_31bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bit " "Found entity 1: alu_1_bit" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_less_b.v 1 1 " "Found 1 design units, including 1 entities, in source file a_less_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 A_less_B " "Found entity 1: A_less_B" {  } { { "A_less_B.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/A_less_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_operations.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_operations " "Found entity 1: memory_operations" {  } { { "memory_operations.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/memory_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "instruction_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956390 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_8x1.v " "Can't analyze file -- file mux_8x1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705655956394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_5bit " "Found entity 1: mux_2x1_5bit" {  } { { "mux_2x1_5bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_2x1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_32bit " "Found entity 1: mux_2x1_32bit" {  } { { "mux_2x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_2x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705655956398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 xor_32bit.v(7) " "Verilog HDL Implicit Net warning at xor_32bit.v(7): created implicit net for \"cout1\"" {  } { { "xor_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 or_32bit.v(7) " "Verilog HDL Implicit Net warning at or_32bit.v(7): created implicit net for \"cout1\"" {  } { { "or_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel0 mux_8x1_32bit.v(26) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(26): created implicit net for \"not_sel0\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel1 mux_8x1_32bit.v(27) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(27): created implicit net for \"not_sel1\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel2 mux_8x1_32bit.v(28) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(28): created implicit net for \"not_sel2\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0 mux_8x1_32bit.v(31) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(31): created implicit net for \"in0\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0_result mux_8x1_32bit.v(32) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(32): created implicit net for \"in0_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1 mux_8x1_32bit.v(36) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(36): created implicit net for \"in1\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1_result mux_8x1_32bit.v(37) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(37): created implicit net for \"in1_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in2 mux_8x1_32bit.v(41) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(41): created implicit net for \"in2\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in2_result mux_8x1_32bit.v(42) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(42): created implicit net for \"in2_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in3 mux_8x1_32bit.v(46) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(46): created implicit net for \"in3\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in3_result mux_8x1_32bit.v(47) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(47): created implicit net for \"in3_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in4 mux_8x1_32bit.v(51) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(51): created implicit net for \"in4\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in4_result mux_8x1_32bit.v(52) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(52): created implicit net for \"in4_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in5 mux_8x1_32bit.v(56) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(56): created implicit net for \"in5\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in5_result mux_8x1_32bit.v(57) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(57): created implicit net for \"in5_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in6 mux_8x1_32bit.v(61) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(61): created implicit net for \"in6\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in6_result mux_8x1_32bit.v(62) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(62): created implicit net for \"in6_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in7 mux_8x1_32bit.v(66) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(66): created implicit net for \"in7\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956401 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in7_result mux_8x1_32bit.v(67) " "Verilog HDL Implicit Net warning at mux_8x1_32bit.v(67): created implicit net for \"in7_result\"" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_32bit.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel0 mux_8x1_1bit.v(12) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(12): created implicit net for \"not_sel0\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel1 mux_8x1_1bit.v(13) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(13): created implicit net for \"not_sel1\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_sel2 mux_8x1_1bit.v(14) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(14): created implicit net for \"not_sel2\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0 mux_8x1_1bit.v(17) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(17): created implicit net for \"in0\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0_result mux_8x1_1bit.v(18) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(18): created implicit net for \"in0_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in0 mux_8x1_1bit.v(19) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(19): created implicit net for \"result_in0\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1 mux_8x1_1bit.v(21) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(21): created implicit net for \"in1\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1_result mux_8x1_1bit.v(22) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(22): created implicit net for \"in1_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in1 mux_8x1_1bit.v(23) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(23): created implicit net for \"result_in1\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in2 mux_8x1_1bit.v(25) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(25): created implicit net for \"in2\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in2_result mux_8x1_1bit.v(26) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(26): created implicit net for \"in2_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in2 mux_8x1_1bit.v(27) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(27): created implicit net for \"result_in2\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in3 mux_8x1_1bit.v(29) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(29): created implicit net for \"in3\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in3_result mux_8x1_1bit.v(30) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(30): created implicit net for \"in3_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in3 mux_8x1_1bit.v(31) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(31): created implicit net for \"result_in3\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in4 mux_8x1_1bit.v(33) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(33): created implicit net for \"in4\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in4_result mux_8x1_1bit.v(34) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(34): created implicit net for \"in4_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in4 mux_8x1_1bit.v(35) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(35): created implicit net for \"result_in4\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in5 mux_8x1_1bit.v(37) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(37): created implicit net for \"in5\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in5_result mux_8x1_1bit.v(38) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(38): created implicit net for \"in5_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in5 mux_8x1_1bit.v(39) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(39): created implicit net for \"result_in5\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in6 mux_8x1_1bit.v(41) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(41): created implicit net for \"in6\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in6_result mux_8x1_1bit.v(42) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(42): created implicit net for \"in6_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in6 mux_8x1_1bit.v(43) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(43): created implicit net for \"result_in6\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in7 mux_8x1_1bit.v(45) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(45): created implicit net for \"in7\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in7_result mux_8x1_1bit.v(46) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(46): created implicit net for \"in7_result\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_in7 mux_8x1_1bit.v(47) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(47): created implicit net for \"result_in7\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or1 mux_8x1_1bit.v(49) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(49): created implicit net for \"result_or1\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or2 mux_8x1_1bit.v(50) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(50): created implicit net for \"result_or2\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or3 mux_8x1_1bit.v(51) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(51): created implicit net for \"result_or3\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or4 mux_8x1_1bit.v(52) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(52): created implicit net for \"result_or4\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or5 mux_8x1_1bit.v(54) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(54): created implicit net for \"result_or5\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_or6 mux_8x1_1bit.v(55) " "Verilog HDL Implicit Net warning at mux_8x1_1bit.v(55): created implicit net for \"result_or6\"" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mux_8x1_1bit.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 msb_cla_4bit.v(20) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(20): created implicit net for \"not_aluop1\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 msb_cla_4bit.v(21) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(21): created implicit net for \"not_aluop0\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond msb_cla_4bit.v(28) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(28): created implicit net for \"b_complement_cond\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0_xor msb_cla_4bit.v(30) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(30): created implicit net for \"b0_xor\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1_xor msb_cla_4bit.v(31) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(31): created implicit net for \"b1_xor\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2_xor msb_cla_4bit.v(32) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(32): created implicit net for \"b2_xor\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b3_xor msb_cla_4bit.v(33) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(33): created implicit net for \"b3_xor\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0c0 msb_cla_4bit.v(44) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(44): created implicit net for \"p0c0\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1c1 msb_cla_4bit.v(53) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(53): created implicit net for \"p1c1\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2c2 msb_cla_4bit.v(61) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(61): created implicit net for \"p2c2\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3c3 msb_cla_4bit.v(70) " "Verilog HDL Implicit Net warning at msb_cla_4bit.v(70): created implicit net for \"p3c3\"" {  } { { "msb_cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 msb_alu_1_bit.v(21) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(21): created implicit net for \"not_aluop1\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 msb_alu_1_bit.v(22) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(22): created implicit net for \"not_aluop0\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond msb_alu_1_bit.v(29) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(29): created implicit net for \"b_complement_cond\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_xor msb_alu_1_bit.v(31) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(31): created implicit net for \"b_xor\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_a_b msb_alu_1_bit.v(34) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(34): created implicit net for \"and_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_a_b msb_alu_1_bit.v(35) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(35): created implicit net for \"or_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_a_b msb_alu_1_bit.v(36) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(36): created implicit net for \"xor_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_a_b msb_alu_1_bit.v(37) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(37): created implicit net for \"nor_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_a_b msb_alu_1_bit.v(39) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(39): created implicit net for \"add_a_b\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_overflow msb_alu_1_bit.v(44) " "Verilog HDL Implicit Net warning at msb_alu_1_bit.v(44): created implicit net for \"is_overflow\"" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3p2 generate_propagate_4bit.v(26) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(26): created implicit net for \"p3p2\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1p0 generate_propagate_4bit.v(27) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(27): created implicit net for \"p1p0\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3g2 generate_propagate_4bit.v(30) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(30): created implicit net for \"p3g2\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g3_p3g2 generate_propagate_4bit.v(31) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(31): created implicit net for \"g3_p3g2\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3p2g1 generate_propagate_4bit.v(33) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(33): created implicit net for \"p3p2g1\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g3_p3g2_p3p2g1 generate_propagate_4bit.v(34) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(34): created implicit net for \"g3_p3g2_p3p2g1\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3p2p1 generate_propagate_4bit.v(35) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(35): created implicit net for \"p3p2p1\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3p2p1g0 generate_propagate_4bit.v(36) " "Verilog HDL Implicit Net warning at generate_propagate_4bit.v(36): created implicit net for \"p3p2p1g0\"" {  } { { "generate_propagate_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/generate_propagate_4bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 cla_4bit.v(19) " "Verilog HDL Implicit Net warning at cla_4bit.v(19): created implicit net for \"not_aluop1\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 cla_4bit.v(20) " "Verilog HDL Implicit Net warning at cla_4bit.v(20): created implicit net for \"not_aluop0\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond cla_4bit.v(27) " "Verilog HDL Implicit Net warning at cla_4bit.v(27): created implicit net for \"b_complement_cond\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0_xor cla_4bit.v(29) " "Verilog HDL Implicit Net warning at cla_4bit.v(29): created implicit net for \"b0_xor\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1_xor cla_4bit.v(30) " "Verilog HDL Implicit Net warning at cla_4bit.v(30): created implicit net for \"b1_xor\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2_xor cla_4bit.v(31) " "Verilog HDL Implicit Net warning at cla_4bit.v(31): created implicit net for \"b2_xor\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b3_xor cla_4bit.v(32) " "Verilog HDL Implicit Net warning at cla_4bit.v(32): created implicit net for \"b3_xor\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0c0 cla_4bit.v(43) " "Verilog HDL Implicit Net warning at cla_4bit.v(43): created implicit net for \"p0c0\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1c1 cla_4bit.v(52) " "Verilog HDL Implicit Net warning at cla_4bit.v(52): created implicit net for \"p1c1\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2c2 cla_4bit.v(60) " "Verilog HDL Implicit Net warning at cla_4bit.v(60): created implicit net for \"p2c2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3c3 cla_4bit.v(69) " "Verilog HDL Implicit Net warning at cla_4bit.v(69): created implicit net for \"p3c3\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/cla_4bit.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 alu_1_bit.v(20) " "Verilog HDL Implicit Net warning at alu_1_bit.v(20): created implicit net for \"not_aluop1\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 alu_1_bit.v(21) " "Verilog HDL Implicit Net warning at alu_1_bit.v(21): created implicit net for \"not_aluop0\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond alu_1_bit.v(28) " "Verilog HDL Implicit Net warning at alu_1_bit.v(28): created implicit net for \"b_complement_cond\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_xor alu_1_bit.v(30) " "Verilog HDL Implicit Net warning at alu_1_bit.v(30): created implicit net for \"b_xor\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_a_b alu_1_bit.v(33) " "Verilog HDL Implicit Net warning at alu_1_bit.v(33): created implicit net for \"and_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_a_b alu_1_bit.v(34) " "Verilog HDL Implicit Net warning at alu_1_bit.v(34): created implicit net for \"or_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_a_b alu_1_bit.v(35) " "Verilog HDL Implicit Net warning at alu_1_bit.v(35): created implicit net for \"xor_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_a_b alu_1_bit.v(36) " "Verilog HDL Implicit Net warning at alu_1_bit.v(36): created implicit net for \"nor_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_a_b alu_1_bit.v(38) " "Verilog HDL Implicit Net warning at alu_1_bit.v(38): created implicit net for \"add_a_b\"" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop1 adder.v(16) " "Verilog HDL Implicit Net warning at adder.v(16): created implicit net for \"not_aluop1\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_aluop0 adder.v(17) " "Verilog HDL Implicit Net warning at adder.v(17): created implicit net for \"not_aluop0\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond adder.v(24) " "Verilog HDL Implicit Net warning at adder.v(24): created implicit net for \"b_complement_cond\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_3_0c0 adder.v(68) " "Verilog HDL Implicit Net warning at adder.v(68): created implicit net for \"p_3_0c0\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_7_4c4 adder.v(72) " "Verilog HDL Implicit Net warning at adder.v(72): created implicit net for \"p_7_4c4\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_11_8c8 adder.v(76) " "Verilog HDL Implicit Net warning at adder.v(76): created implicit net for \"p_11_8c8\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_15_12c12 adder.v(80) " "Verilog HDL Implicit Net warning at adder.v(80): created implicit net for \"p_15_12c12\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_19_16c16 adder.v(84) " "Verilog HDL Implicit Net warning at adder.v(84): created implicit net for \"p_19_16c16\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_23_20c20 adder.v(88) " "Verilog HDL Implicit Net warning at adder.v(88): created implicit net for \"p_23_20c20\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_27_24c24 adder.v(92) " "Verilog HDL Implicit Net warning at adder.v(92): created implicit net for \"p_27_24c24\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_31_28c28 adder.v(96) " "Verilog HDL Implicit Net warning at adder.v(96): created implicit net for \"p_31_28c28\"" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_opcode_0 control_unit.v(15) " "Verilog HDL Implicit Net warning at control_unit.v(15): created implicit net for \"not_opcode_0\"" {  } { { "control_unit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/control_unit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_opcode_1 control_unit.v(16) " "Verilog HDL Implicit Net warning at control_unit.v(16): created implicit net for \"not_opcode_1\"" {  } { { "control_unit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/control_unit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_opcode_2 control_unit.v(17) " "Verilog HDL Implicit Net warning at control_unit.v(17): created implicit net for \"not_opcode_2\"" {  } { { "control_unit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/control_unit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_opcode_3 control_unit.v(18) " "Verilog HDL Implicit Net warning at control_unit.v(18): created implicit net for \"not_opcode_3\"" {  } { { "control_unit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/control_unit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_opcode_4 control_unit.v(19) " "Verilog HDL Implicit Net warning at control_unit.v(19): created implicit net for \"not_opcode_4\"" {  } { { "control_unit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/control_unit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_opcode_5 control_unit.v(20) " "Verilog HDL Implicit Net warning at control_unit.v(20): created implicit net for \"not_opcode_5\"" {  } { { "control_unit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/control_unit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_alu_ctr1 alu.v(12) " "Verilog HDL Implicit Net warning at alu.v(12): created implicit net for \"not_alu_ctr1\"" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_alu_ctr0 alu.v(13) " "Verilog HDL Implicit Net warning at alu.v(13): created implicit net for \"not_alu_ctr0\"" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_complement_cond alu.v(20) " "Verilog HDL Implicit Net warning at alu.v(20): created implicit net for \"b_complement_cond\"" {  } { { "alu.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705655956491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs mips.v(22) " "Verilog HDL or VHDL warning at mips.v(22): object \"rs\" assigned a value but never read" {  } { { "mips.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705655956500 "|mips"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "pc: ................................ mips.v(12) " "Verilog HDL Display System Task info at mips.v(12): pc: ................................" {  } { { "mips.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 12 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655956500 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_block instruction_block:instruction_block " "Elaborating entity \"instruction_block\" for hierarchy \"instruction_block:instruction_block\"" {  } { { "mips.v" "instruction_block" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956503 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 255 instruction_block.v(22) " "Verilog HDL warning at instruction_block.v(22): number of words (13) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/instruction_block.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705655956505 "|mips|instruction_block:instruction_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 instruction_block.v(15) " "Net \"instructions.data_a\" at instruction_block.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/instruction_block.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705655956505 "|mips|instruction_block:instruction_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 instruction_block.v(15) " "Net \"instructions.waddr_a\" at instruction_block.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/instruction_block.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705655956505 "|mips|instruction_block:instruction_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 instruction_block.v(15) " "Net \"instructions.we_a\" at instruction_block.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/instruction_block.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705655956505 "|mips|instruction_block:instruction_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend0 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend0\"" {  } { { "mips.v" "sign_extend0" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit0\"" {  } { { "mips.v" "control_unit0" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_5bit mux_2x1_5bit:mux1 " "Elaborating entity \"mux_2x1_5bit\" for hierarchy \"mux_2x1_5bit:mux1\"" {  } { { "mips.v" "mux1" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:register_block0 " "Elaborating entity \"register_block\" for hierarchy \"register_block:register_block0\"" {  } { { "mips.v" "register_block0" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956534 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(31) " "Verilog HDL warning at register_block.v(31): ignoring unsupported system task" {  } { { "register_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/register_block.v" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705655956538 "|mips|register_block:register_block0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_32bit mux_2x1_32bit:mux3 " "Elaborating entity \"mux_2x1_32bit\" for hierarchy \"mux_2x1_32bit:mux3\"" {  } { { "mips.v" "mux3" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_to_32 mux_2x1_32bit:mux3\|extend_to_32:extend0 " "Elaborating entity \"extend_to_32\" for hierarchy \"mux_2x1_32bit:mux3\|extend_to_32:extend0\"" {  } { { "mux_2x1_32bit.v" "extend0" { Text "C:/Users/yasir/Desktop/organization project 3/mux_2x1_32bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956541 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(3) " "Verilog HDL warning at extend_to_32.v(3): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 3 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(4) " "Verilog HDL warning at extend_to_32.v(4): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 4 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(5) " "Verilog HDL warning at extend_to_32.v(5): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 5 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(6) " "Verilog HDL warning at extend_to_32.v(6): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 6 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(7) " "Verilog HDL warning at extend_to_32.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(8) " "Verilog HDL warning at extend_to_32.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(9) " "Verilog HDL warning at extend_to_32.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(10) " "Verilog HDL warning at extend_to_32.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(11) " "Verilog HDL warning at extend_to_32.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(12) " "Verilog HDL warning at extend_to_32.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956544 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(13) " "Verilog HDL warning at extend_to_32.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(14) " "Verilog HDL warning at extend_to_32.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(15) " "Verilog HDL warning at extend_to_32.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(16) " "Verilog HDL warning at extend_to_32.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(17) " "Verilog HDL warning at extend_to_32.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(18) " "Verilog HDL warning at extend_to_32.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(19) " "Verilog HDL warning at extend_to_32.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(20) " "Verilog HDL warning at extend_to_32.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(21) " "Verilog HDL warning at extend_to_32.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(22) " "Verilog HDL warning at extend_to_32.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(23) " "Verilog HDL warning at extend_to_32.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(24) " "Verilog HDL warning at extend_to_32.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(25) " "Verilog HDL warning at extend_to_32.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(26) " "Verilog HDL warning at extend_to_32.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(27) " "Verilog HDL warning at extend_to_32.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956545 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(28) " "Verilog HDL warning at extend_to_32.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956546 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(29) " "Verilog HDL warning at extend_to_32.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956546 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(30) " "Verilog HDL warning at extend_to_32.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956546 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(31) " "Verilog HDL warning at extend_to_32.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956546 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(32) " "Verilog HDL warning at extend_to_32.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956546 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(33) " "Verilog HDL warning at extend_to_32.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956546 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 extend_to_32.v(34) " "Verilog HDL warning at extend_to_32.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "extend_to_32.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/extend_to_32.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956546 "|mux_8x1_32bit|extend_to_32:ext1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit mux_2x1_32bit:mux3\|and_32bit:and0 " "Elaborating entity \"and_32bit\" for hierarchy \"mux_2x1_32bit:mux3\|and_32bit:and0\"" {  } { { "mux_2x1_32bit.v" "and0" { Text "C:/Users/yasir/Desktop/organization project 3/mux_2x1_32bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit mux_2x1_32bit:mux3\|and_32bit:and0\|alu_1_bit:alu1 " "Elaborating entity \"alu_1_bit\" for hierarchy \"mux_2x1_32bit:mux3\|and_32bit:and0\|alu_1_bit:alu1\"" {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956552 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(42) " "Verilog HDL warning at alu_1_bit.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956555 "|mux_8x1_32bit|and_32bit:and3|alu_1_bit:alu1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(43) " "Verilog HDL warning at alu_1_bit.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956555 "|mux_8x1_32bit|and_32bit:and3|alu_1_bit:alu1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(44) " "Verilog HDL warning at alu_1_bit.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956555 "|mux_8x1_32bit|and_32bit:and3|alu_1_bit:alu1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(45) " "Verilog HDL warning at alu_1_bit.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956555 "|mux_8x1_32bit|and_32bit:and3|alu_1_bit:alu1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(46) " "Verilog HDL warning at alu_1_bit.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956555 "|mux_8x1_32bit|and_32bit:and3|alu_1_bit:alu1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(47) " "Verilog HDL warning at alu_1_bit.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956555 "|mux_8x1_32bit|and_32bit:and3|alu_1_bit:alu1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(48) " "Verilog HDL warning at alu_1_bit.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956555 "|mux_8x1_32bit|and_32bit:and3|alu_1_bit:alu1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 alu_1_bit.v(49) " "Verilog HDL warning at alu_1_bit.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956555 "|mux_8x1_32bit|and_32bit:and3|alu_1_bit:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder mux_2x1_32bit:mux3\|and_32bit:and0\|alu_1_bit:alu1\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"mux_2x1_32bit:mux3\|and_32bit:and0\|alu_1_bit:alu1\|full_adder:fa1\"" {  } { { "alu_1_bit.v" "fa1" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_1bit mux_2x1_32bit:mux3\|and_32bit:and0\|alu_1_bit:alu1\|mux_8x1_1bit:mux1 " "Elaborating entity \"mux_8x1_1bit\" for hierarchy \"mux_2x1_32bit:mux3\|and_32bit:and0\|alu_1_bit:alu1\|mux_8x1_1bit:mux1\"" {  } { { "alu_1_bit.v" "mux1" { Text "C:/Users/yasir/Desktop/organization project 3/alu_1_bit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit mux_2x1_32bit:mux3\|or_32bit:or0 " "Elaborating entity \"or_32bit\" for hierarchy \"mux_2x1_32bit:mux3\|or_32bit:or0\"" {  } { { "mux_2x1_32bit.v" "or0" { Text "C:/Users/yasir/Desktop/organization project 3/mux_2x1_32bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_control0 " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_control0\"" {  } { { "mips.v" "alu_control0" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "mips.v" "alu0" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:alu0\|adder:less_op " "Elaborating entity \"adder\" for hierarchy \"alu:alu0\|adder:less_op\"" {  } { { "alu.v" "less_op" { Text "C:/Users/yasir/Desktop/organization project 3/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956717 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(68) " "Verilog HDL warning at adder.v(68): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 68 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956723 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(69) " "Verilog HDL warning at adder.v(69): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 69 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(72) " "Verilog HDL warning at adder.v(72): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 72 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(73) " "Verilog HDL warning at adder.v(73): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 73 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(76) " "Verilog HDL warning at adder.v(76): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 76 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(77) " "Verilog HDL warning at adder.v(77): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 77 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(80) " "Verilog HDL warning at adder.v(80): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 80 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(81) " "Verilog HDL warning at adder.v(81): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 81 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(84) " "Verilog HDL warning at adder.v(84): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 84 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(85) " "Verilog HDL warning at adder.v(85): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 85 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(88) " "Verilog HDL warning at adder.v(88): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 88 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(89) " "Verilog HDL warning at adder.v(89): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 89 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(92) " "Verilog HDL warning at adder.v(92): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 92 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(93) " "Verilog HDL warning at adder.v(93): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 93 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(96) " "Verilog HDL warning at adder.v(96): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 96 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "4 1 adder.v(97) " "Verilog HDL warning at adder.v(97): actual bit length 4 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 97 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 adder.v(135) " "Verilog HDL warning at adder.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "adder.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956724 "|mips|alu:alu0|adder:less_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit alu:alu0\|adder:less_op\|xor_32bit:xor32_1 " "Elaborating entity \"xor_32bit\" for hierarchy \"alu:alu0\|adder:less_op\|xor_32bit:xor32_1\"" {  } { { "adder.v" "xor32_1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_propagate_4bit alu:alu0\|adder:less_op\|generate_propagate_4bit:gp1 " "Elaborating entity \"generate_propagate_4bit\" for hierarchy \"alu:alu0\|adder:less_op\|generate_propagate_4bit:gp1\"" {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_31bit alu:alu0\|adder:less_op\|and_31bit:andforless " "Elaborating entity \"and_31bit\" for hierarchy \"alu:alu0\|adder:less_op\|and_31bit:andforless\"" {  } { { "adder.v" "andforless" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit alu:alu0\|adder:less_op\|cla_4bit:cla1 " "Elaborating entity \"cla_4bit\" for hierarchy \"alu:alu0\|adder:less_op\|cla_4bit:cla1\"" {  } { { "adder.v" "cla1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msb_cla_4bit alu:alu0\|adder:less_op\|msb_cla_4bit:cla8 " "Elaborating entity \"msb_cla_4bit\" for hierarchy \"alu:alu0\|adder:less_op\|msb_cla_4bit:cla8\"" {  } { { "adder.v" "cla8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msb_alu_1_bit alu:alu0\|adder:less_op\|msb_cla_4bit:cla8\|msb_alu_1_bit:alu4 " "Elaborating entity \"msb_alu_1_bit\" for hierarchy \"alu:alu0\|adder:less_op\|msb_cla_4bit:cla8\|msb_alu_1_bit:alu4\"" {  } { { "msb_cla_4bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/msb_cla_4bit.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956815 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(49) " "Verilog HDL warning at msb_alu_1_bit.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956818 "|mips|alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(50) " "Verilog HDL warning at msb_alu_1_bit.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956818 "|mips|alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(51) " "Verilog HDL warning at msb_alu_1_bit.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956818 "|mips|alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(52) " "Verilog HDL warning at msb_alu_1_bit.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956818 "|mips|alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(53) " "Verilog HDL warning at msb_alu_1_bit.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956818 "|mips|alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(54) " "Verilog HDL warning at msb_alu_1_bit.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956818 "|mips|alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(55) " "Verilog HDL warning at msb_alu_1_bit.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956818 "|mips|alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 msb_alu_1_bit.v(56) " "Verilog HDL warning at msb_alu_1_bit.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "msb_alu_1_bit.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/msb_alu_1_bit.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705655956818 "|mips|alu:alu0|adder:less_op|msb_cla_4bit:cla8|msb_alu_1_bit:alu4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_32bit alu:alu0\|mux_8x1_32bit:mux1 " "Elaborating entity \"mux_8x1_32bit\" for hierarchy \"alu:alu0\|mux_8x1_32bit:mux1\"" {  } { { "alu.v" "mux1" { Text "C:/Users/yasir/Desktop/organization project 3/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655956961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:memory_block0 " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:memory_block0\"" {  } { { "mips.v" "memory_block0" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655957481 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 255 memory_block.v(17) " "Verilog HDL warning at memory_block.v(17): number of words (1) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/memory_block.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705655957484 "|mips|memory_block:memory_block0"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(24) " "Verilog HDL warning at memory_block.v(24): ignoring unsupported system task" {  } { { "memory_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/memory_block.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705655957484 "|mips|memory_block:memory_block0"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(38) " "Verilog HDL warning at memory_block.v(38): ignoring unsupported system task" {  } { { "memory_block.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/memory_block.v" 38 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705655957484 "|mips|memory_block:memory_block0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960356 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960356 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960357 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960357 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960357 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960357 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960357 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960357 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960357 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960357 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960358 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960358 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960358 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960358 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960358 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960358 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960358 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960358 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960358 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960359 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960359 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960359 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960359 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960359 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960359 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960359 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960359 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960359 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960360 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960360 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960360 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960360 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960360 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960360 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960360 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960360 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960360 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960361 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960361 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960361 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960361 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960361 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960361 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960361 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960361 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960361 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960362 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960362 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960362 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960362 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960362 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960362 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960362 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960362 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960362 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960363 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960363 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960363 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960363 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960363 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960363 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960363 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960363 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960363 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960364 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960364 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960364 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960364 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960364 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960364 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960365 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960366 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960367 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960367 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960367 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960367 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960367 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960367 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960367 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960367 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960367 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960368 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960368 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960368 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960368 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960368 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960368 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960368 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960368 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960368 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960369 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960370 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960371 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960371 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960371 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960371 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960371 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960371 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960372 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960373 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960373 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960373 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960373 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960373 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960373 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960373 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960373 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960373 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960374 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960374 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960374 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960374 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960374 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960374 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960374 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960374 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960374 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960375 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960376 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960377 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960379 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960379 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960379 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960379 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960379 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960379 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960380 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960380 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960380 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960380 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960380 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960380 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960380 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960380 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960380 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960381 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960381 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960381 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960381 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960381 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960381 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960381 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960381 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960381 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960382 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960382 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960382 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960382 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960382 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960382 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960382 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960382 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960383 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960384 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960384 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960384 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960384 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960384 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960384 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960384 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960384 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960384 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960385 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960385 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960385 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960385 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960385 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960385 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960385 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960385 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960385 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960386 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960386 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960386 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960386 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960387 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960387 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960387 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960388 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960389 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960389 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960389 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960389 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960389 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960389 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960389 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960389 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960390 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960390 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960390 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960390 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960390 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960390 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960390 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960390 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960391 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960391 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960391 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960391 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960391 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960391 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960391 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960391 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960392 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960392 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960392 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960392 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960392 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960392 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960392 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960392 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960393 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960393 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960393 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960393 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960393 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960393 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960393 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960393 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960394 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960394 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960394 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960394 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960394 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960394 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960394 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960395 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960395 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960395 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960395 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960395 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960395 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960395 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960395 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960395 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960396 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960396 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960396 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960396 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960397 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960397 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960397 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960397 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960397 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960397 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960397 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960397 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960398 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960398 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960398 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960398 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960398 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960398 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960398 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960398 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960399 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960399 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960399 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960399 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960399 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960399 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960399 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960399 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960400 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960400 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960400 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960400 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960400 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960400 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960400 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960400 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960401 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960401 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960401 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960401 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960401 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960401 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960401 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960401 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960402 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960402 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960402 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960402 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960402 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960403 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960403 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960403 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960403 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960403 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960403 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960404 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960404 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960404 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960404 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960404 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960404 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960404 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960404 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960405 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960405 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960405 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960405 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960405 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960407 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960407 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960407 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960407 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960407 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960407 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960408 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960408 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960408 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960408 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960408 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960408 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960408 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960408 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960409 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960409 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960409 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960409 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960409 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960409 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960409 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960409 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960410 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960410 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960410 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960410 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960410 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960410 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960410 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960410 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960411 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960411 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960411 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960411 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960411 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960411 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960411 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960412 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960412 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960412 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960412 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960412 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960412 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960412 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960412 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960413 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960413 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960413 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960413 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960413 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960413 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960413 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960414 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960414 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960414 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960414 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960414 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960414 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960414 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960414 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960415 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960415 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960415 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960415 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960415 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960415 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960416 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960416 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960416 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960416 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960416 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960416 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960417 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960417 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960417 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960417 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960417 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960417 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960417 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960417 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960417 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960418 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960418 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960418 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960418 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960418 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960418 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960418 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960419 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960419 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960419 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960419 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960419 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960419 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960419 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960419 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960419 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960420 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960420 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960420 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960420 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960420 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960420 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960420 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960421 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960421 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960421 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960421 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960424 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960424 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960424 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960424 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960424 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960424 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960424 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960425 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960425 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960425 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960425 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960425 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960425 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960425 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960426 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960426 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960426 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960426 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960426 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960426 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960427 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960427 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960427 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960427 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960427 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960427 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960427 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960427 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960428 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960428 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960428 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960428 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960428 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960428 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960428 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960428 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960429 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960429 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960429 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960429 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960429 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960429 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960429 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960429 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960430 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960430 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960430 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960430 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960430 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960430 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960430 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960430 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960431 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960431 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960431 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960431 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960431 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960431 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960431 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960432 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960432 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960432 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960432 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960432 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960432 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960432 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960432 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960432 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960433 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960433 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960433 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960433 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960433 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960433 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960433 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960434 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960434 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960434 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960434 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960434 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960434 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960434 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960435 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960435 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960437 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960437 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960437 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960437 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960437 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960437 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960438 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960438 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960438 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960438 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960438 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960438 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960438 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960438 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960439 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960439 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960439 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960439 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960439 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960439 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960439 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960439 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960440 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960440 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960440 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960440 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960440 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960440 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960441 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960441 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960441 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960441 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960441 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960441 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960441 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960441 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960442 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960442 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960442 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960442 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960442 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960442 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960442 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960442 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960443 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960443 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960443 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960443 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960443 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960443 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960443 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960443 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960444 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960444 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960444 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960444 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960444 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960444 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960444 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960444 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960445 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960445 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960445 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960445 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960445 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960446 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960446 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960446 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960446 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960446 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960446 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960446 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960446 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960446 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960447 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960447 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960447 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960447 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960447 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960447 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960447 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960447 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960448 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960448 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960448 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960448 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960448 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960448 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960448 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960448 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960449 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960449 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960449 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960449 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960449 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960449 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960449 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960450 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960450 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960450 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960450 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960450 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960450 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960450 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960450 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960451 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960452 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960452 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960452 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960452 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960452 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960452 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960452 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960453 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960453 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960453 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960453 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960454 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960454 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960454 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960454 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960454 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960454 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960454 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960454 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960455 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960455 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960455 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960455 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960455 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960455 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960455 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960455 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960456 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960456 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960456 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960456 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960456 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960456 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960456 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960456 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960457 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960457 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960457 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960457 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960457 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960457 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960457 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960458 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960458 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960458 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960458 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960458 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960458 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960458 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960458 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960459 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960459 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960459 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960459 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960459 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960459 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960459 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960459 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960460 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960460 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960460 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960460 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960460 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960460 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960460 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960461 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960461 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960461 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960461 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960461 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960461 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960461 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960461 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960462 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960462 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960465 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960465 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960466 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960466 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960466 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960466 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960466 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960466 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960466 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960466 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960467 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960467 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960467 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960467 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960467 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960467 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960467 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960467 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960468 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960468 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960468 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960468 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960468 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960468 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960468 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960469 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960469 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960469 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960469 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960469 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960469 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960469 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960470 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960470 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960470 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960470 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960470 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960470 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960471 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960471 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960471 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960471 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960471 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960471 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960471 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960471 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960472 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960472 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960472 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960472 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960472 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960472 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960472 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960472 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960473 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960473 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960473 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960473 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960473 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960473 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960473 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960473 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960474 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960474 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960474 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960474 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960474 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960474 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960475 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960475 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960475 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960475 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960475 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960475 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960475 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960475 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960475 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960476 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960476 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960476 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960476 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960476 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960476 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960476 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960476 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960476 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960477 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960477 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960477 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960477 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960477 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960477 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960477 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960477 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960478 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960478 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960478 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960478 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960478 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960478 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960478 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960478 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960478 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960479 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960479 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960479 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960479 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960479 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960479 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960479 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960479 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960479 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960480 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960480 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960480 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960480 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960480 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960480 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960480 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960481 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960481 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960481 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960481 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960481 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960481 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960481 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960482 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960482 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960482 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960482 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960482 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960483 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960483 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960483 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960483 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960483 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960483 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960483 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960483 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960483 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960484 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960484 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960484 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960484 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960484 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960484 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960484 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960485 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960485 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960485 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960485 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960485 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960485 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960485 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960486 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960486 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960486 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960486 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960486 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960487 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960487 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960487 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960487 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960487 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960487 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960487 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960488 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960488 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960488 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960488 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960488 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960488 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960488 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960489 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960489 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960489 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960489 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960489 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960489 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960489 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960490 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960490 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960490 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960490 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960490 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960490 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960490 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960491 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960491 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960491 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960491 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960491 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960494 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960494 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960494 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960494 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960494 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960495 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960495 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960495 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960495 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960495 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960495 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960495 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960497 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960497 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960497 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960497 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960497 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960497 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960498 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960498 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960498 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960498 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960498 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960498 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960499 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960499 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960499 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960499 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960500 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960501 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960501 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960501 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960501 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960502 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960503 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960503 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960503 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960504 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960504 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960504 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960504 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960504 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960504 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960504 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960504 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960504 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960505 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960505 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960505 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960506 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960506 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960506 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960506 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960507 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960507 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960507 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960507 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960507 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960507 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960507 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960508 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960508 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960508 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960508 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960508 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960508 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960508 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960509 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960509 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960509 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960509 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960509 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960509 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960509 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960509 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960510 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960510 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960510 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960510 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960510 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960510 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960511 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960511 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960511 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960511 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960511 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960511 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960511 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960512 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960512 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960512 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960512 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960512 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960513 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960513 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960513 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960513 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960513 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960513 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960513 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960514 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960514 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960514 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960514 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960514 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960514 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960515 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960515 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960515 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960515 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960516 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960516 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960516 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960516 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960516 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960516 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960516 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960517 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960517 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960517 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960517 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960517 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960517 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960517 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960517 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960518 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960518 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960518 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960518 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960518 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960518 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960518 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960519 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960519 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960519 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960519 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960519 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960519 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960519 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960520 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960520 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960520 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960520 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960520 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960520 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960520 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960520 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960521 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960521 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960521 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960521 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960521 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960521 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960521 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960522 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960522 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960522 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960522 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960522 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960522 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960522 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960523 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960523 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960523 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960523 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960523 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960523 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960523 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960523 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960524 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960524 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960524 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960524 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960525 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960525 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960525 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960525 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960525 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960525 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960525 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960525 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960526 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960526 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960526 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960526 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960527 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960527 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960527 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960527 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960527 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960527 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960527 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960528 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960528 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960528 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960528 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960528 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960528 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960530 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960530 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960530 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960531 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960531 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960531 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960531 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960531 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960531 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960531 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960532 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960532 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960532 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960532 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960532 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960532 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960532 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960533 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960533 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960533 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960533 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960533 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960533 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960533 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960533 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960534 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960534 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960534 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960534 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960534 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960534 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960534 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960534 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960534 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960535 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960535 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960535 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960535 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960535 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960536 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960536 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960536 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960536 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960536 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960536 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960536 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960536 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960537 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960537 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960537 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960537 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960537 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960537 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960537 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960537 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960538 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960539 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960539 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960539 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960539 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960539 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960539 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960539 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960539 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960540 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960540 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960540 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960540 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960540 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960540 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960540 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960540 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960540 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960541 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960541 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960541 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960541 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960541 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960541 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960541 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960541 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960541 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960542 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960542 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960542 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960542 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960542 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960542 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960542 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960542 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960543 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960543 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960543 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960543 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960543 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960544 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960544 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960544 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960544 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960544 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960544 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960544 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960544 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960545 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960545 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960545 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960545 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960545 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960545 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960545 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960545 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960545 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960546 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960546 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960546 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960546 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960546 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960546 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960546 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960546 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960546 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960547 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960547 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960547 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960547 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960547 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960547 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960547 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960547 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960547 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960548 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960548 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960548 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960548 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960548 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960548 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960548 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960548 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960549 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960549 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960549 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960549 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960549 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960549 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960549 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960549 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960549 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960550 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960551 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960551 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960551 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960551 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960551 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960551 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960552 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960552 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960552 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960552 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960552 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960552 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960552 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960552 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960552 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960553 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960553 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960553 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960553 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960553 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960553 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960553 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960553 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960553 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960554 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960554 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960554 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960554 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960554 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960554 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960554 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960555 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960555 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960555 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960555 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960555 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960555 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960555 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960555 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960556 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960556 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960556 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960556 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960556 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960556 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960556 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960556 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960556 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960557 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960557 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960557 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960557 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960557 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960557 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960557 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960557 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960558 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960558 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960558 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960558 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960558 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960558 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960558 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960558 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960559 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960559 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960559 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960559 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960560 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960560 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960560 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960560 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960560 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960560 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960560 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960560 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960561 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960561 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960561 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960561 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960561 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960561 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960561 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960561 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960561 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960562 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960562 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960562 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960562 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960562 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960562 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960562 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960562 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960562 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960563 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960563 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960563 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960563 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960563 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960563 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960563 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960563 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960564 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960565 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960565 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960565 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960565 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960565 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960565 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960566 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960566 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960566 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960567 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960567 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960567 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960567 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960567 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960567 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960567 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960569 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960569 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960569 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960569 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960569 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960569 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960570 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960570 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960570 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960570 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960570 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960570 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960571 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960571 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960571 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960571 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960571 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960571 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960571 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960571 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960572 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960572 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960572 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960572 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960572 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960572 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960572 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960572 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960573 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960573 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960573 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960573 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960573 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960573 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960574 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960574 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960574 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960574 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960574 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960574 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960574 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960574 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960575 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960575 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960575 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960575 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960575 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960575 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960576 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960576 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960576 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960576 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960576 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960576 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960577 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960577 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960577 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960577 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960577 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960577 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960577 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960578 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960578 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960578 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960579 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960580 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960580 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960580 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960580 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960580 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960580 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960580 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960581 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960581 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960581 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960581 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960581 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960581 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960581 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960581 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960582 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960582 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960582 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960582 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960582 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960582 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960583 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960583 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960583 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960583 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960583 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960583 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960583 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960584 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960584 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960584 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960584 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960584 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960584 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960584 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960585 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960585 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960585 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960585 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960585 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960585 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960585 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960585 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960586 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960586 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960586 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960586 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960586 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960586 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960586 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960586 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960587 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960587 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960587 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960587 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960587 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960587 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960587 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960588 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960588 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960588 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960588 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960588 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960589 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960589 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960590 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960590 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960590 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960590 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960590 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960590 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960590 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960591 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960591 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960591 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960591 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960591 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960591 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960591 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960591 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960591 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960592 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960592 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960592 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960592 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960592 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960592 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960592 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960592 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960593 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960593 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960593 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960593 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960593 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960593 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960593 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960593 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960594 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960594 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960594 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960594 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960594 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960594 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960594 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960594 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960594 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960595 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960595 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960595 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960595 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960595 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960595 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960595 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960595 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960596 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960596 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960596 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960596 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960596 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960596 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960596 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960596 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960596 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960597 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960597 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960597 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960597 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960598 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960598 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960598 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960598 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960599 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960599 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960599 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960599 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960599 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960599 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960599 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960599 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960599 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960600 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960600 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960600 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960600 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960600 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960600 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960600 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960600 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960600 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960601 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960601 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960601 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960601 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960601 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960601 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960601 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960601 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960601 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960602 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960602 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960602 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960602 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960602 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960602 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960602 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960602 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960602 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960603 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960603 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960603 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960603 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960603 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960603 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960603 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960603 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960604 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960604 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960604 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960604 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960604 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960604 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960604 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960604 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960605 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960605 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960605 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960605 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960605 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960605 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960605 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960605 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960607 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960607 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960607 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960607 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960607 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960607 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960607 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960607 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960608 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960608 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960608 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960608 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960608 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960608 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960608 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960608 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960608 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960609 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960609 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960609 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960609 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960609 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960609 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960609 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960609 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960609 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960610 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960610 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960610 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960610 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960610 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960610 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960610 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960610 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960611 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960611 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960611 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960611 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960611 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960611 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960611 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960611 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960611 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960612 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960612 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960612 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960612 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960612 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960612 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960612 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960612 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960612 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960613 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960613 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960613 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960613 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960613 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960613 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960613 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960613 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960614 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960614 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960614 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960614 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960615 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960615 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960616 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960616 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960616 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960616 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960616 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960616 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960616 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960616 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960616 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960617 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960617 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960617 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960617 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960617 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960617 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960617 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960617 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960617 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960618 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960619 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960619 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960619 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960619 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960619 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960619 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960619 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960619 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960620 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960620 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960620 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960620 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960620 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960620 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960621 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960622 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960622 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960622 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960622 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960622 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960622 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960622 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960622 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960622 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960623 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960624 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960624 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960624 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960624 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960625 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960626 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960626 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960626 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960626 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960626 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960626 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960626 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960626 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960626 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960627 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960627 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960627 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960627 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960627 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960627 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960627 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960627 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960627 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960628 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960628 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960628 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960628 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960628 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960628 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960628 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960628 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960628 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960629 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960629 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960629 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960629 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960629 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960629 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960629 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960629 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960629 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960630 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960630 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960630 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960630 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960630 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960630 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960630 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960630 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960631 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960631 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960631 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960631 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960631 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960631 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960641 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960641 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960641 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960641 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960642 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960643 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960643 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960643 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960643 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960643 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960643 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960643 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960644 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960644 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960644 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960644 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960644 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960644 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960644 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960644 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960645 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960645 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960645 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960645 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960645 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960645 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960645 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960645 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960646 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960646 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960646 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960646 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960646 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960646 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960646 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960647 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960647 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960647 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960647 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960647 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960647 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960647 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960647 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960648 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960648 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960648 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960648 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960648 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960648 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960648 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960648 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960649 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960649 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960649 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960649 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960649 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960649 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960649 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960649 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960650 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960650 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960650 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960650 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960650 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960650 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960650 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960650 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960651 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960651 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960658 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960659 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960660 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960660 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960660 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960660 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960660 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960660 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960660 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960660 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960661 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960662 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960662 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960662 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960662 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960662 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960662 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960662 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960662 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960663 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960663 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960663 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960663 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960663 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960663 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960663 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960663 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960664 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960665 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960665 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960665 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960665 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960665 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960665 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960665 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960665 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960666 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960666 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960666 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960666 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960666 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960666 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960666 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960666 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960667 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960667 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960667 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960667 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960667 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960667 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960673 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960673 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960673 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960673 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960673 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960673 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960673 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960673 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960674 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960675 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960675 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960675 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960675 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960675 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960675 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960675 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960675 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960675 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960676 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960676 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960676 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960676 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960676 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960676 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960676 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960676 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960676 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960677 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960677 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960677 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960677 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960677 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960677 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960677 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960677 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960678 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960678 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960678 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960678 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960678 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960678 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960678 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960678 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960679 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960679 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960679 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960679 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960679 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960679 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960679 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960679 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960680 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960680 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960680 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960680 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960680 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960680 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960680 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960680 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960681 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960681 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960681 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960681 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960681 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960681 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960681 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960681 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960682 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960682 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960682 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960682 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960684 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960685 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960685 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960685 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960685 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960685 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960685 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960685 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960685 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960686 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960686 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960686 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960686 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960686 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960686 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960686 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960686 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960686 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960687 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960687 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960687 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960687 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960687 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960687 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960687 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960687 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960687 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960688 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960688 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960688 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960688 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960688 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960688 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960688 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960688 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960688 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960689 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960689 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960689 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960689 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960689 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960689 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960689 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960689 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960689 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960690 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960690 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960690 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960690 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960690 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960690 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960690 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960690 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960691 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960691 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960692 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960692 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960692 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960692 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960692 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960692 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960693 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960693 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960693 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960693 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960693 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960693 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960693 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960693 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960693 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960694 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960694 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960694 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960694 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960694 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960694 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960694 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960694 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960694 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960695 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960695 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960695 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960695 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960695 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960695 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960695 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960695 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960695 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960696 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960696 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960696 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960696 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960696 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960696 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960696 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960696 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960696 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960697 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960697 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960697 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960697 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960697 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960697 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960697 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960697 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960697 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960698 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960698 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960698 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960698 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960698 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960698 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960698 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960698 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960698 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960699 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960699 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960699 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960699 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960705 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960705 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960705 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960706 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960706 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960706 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960706 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960706 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960706 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960706 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960706 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960707 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960707 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960707 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960707 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960707 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960707 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960707 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960707 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960707 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960708 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960708 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960708 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960708 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960708 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960708 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960708 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960708 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960708 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960709 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960709 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960709 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960709 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960709 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960709 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960709 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960709 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960710 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960710 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960710 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960710 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960710 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960710 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960710 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960710 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960711 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960711 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960711 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960711 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960711 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960711 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960711 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960712 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960712 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960712 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960712 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960712 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960712 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960712 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960712 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960713 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960713 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960713 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960713 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960713 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960713 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960714 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960714 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960714 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960714 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960714 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960714 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960714 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960714 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960715 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960715 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960715 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960715 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960715 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960715 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960715 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960715 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960716 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960716 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960716 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960716 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960716 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960716 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960716 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960716 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960716 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960717 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960717 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960717 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960717 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960717 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960717 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960717 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960717 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960717 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960718 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960718 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960718 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960718 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960718 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960718 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960718 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960718 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960719 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960719 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960719 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960719 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960719 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960719 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960719 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960719 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960720 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960720 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960720 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960720 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960720 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960720 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960720 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960720 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960721 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960721 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960721 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960721 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960721 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960721 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960722 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960722 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960722 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960722 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960722 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960722 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960722 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960722 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960723 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960723 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960723 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960723 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960723 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960723 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960723 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960723 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960723 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960724 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960724 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960724 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960724 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960724 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960724 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960724 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960724 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960724 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960725 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960725 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960725 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960725 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960725 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960725 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960725 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960725 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960726 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960726 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960726 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960726 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960726 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960726 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960726 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960726 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960726 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960727 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960727 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960727 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960727 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960727 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960727 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960727 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960727 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960727 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960728 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960728 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960728 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960728 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960728 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960728 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960728 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960728 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960729 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960729 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960729 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960729 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960730 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960730 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960730 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960730 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960730 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960730 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960730 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960730 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960730 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960731 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960731 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960731 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960731 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960731 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960731 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960731 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960731 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960731 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960732 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960732 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960732 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960732 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960732 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960732 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960732 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960732 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960733 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960733 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960733 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960733 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960733 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960733 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960733 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960733 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960734 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960734 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960734 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960734 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960734 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960734 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960734 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960734 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960735 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960735 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960735 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960735 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960735 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960735 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960735 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960735 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960735 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960736 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960736 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960736 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960736 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960736 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960736 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960736 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960736 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960736 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960737 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960737 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960737 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960738 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960738 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960738 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960738 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960738 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960738 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960738 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960738 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960738 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960739 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960739 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960739 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960739 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960739 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960739 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960739 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960739 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960739 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960740 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960740 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960740 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960740 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960740 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960740 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960740 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960740 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960740 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960741 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960741 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960741 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960741 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960741 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960741 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960741 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960741 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960742 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960742 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960742 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960742 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960742 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960742 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960742 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960742 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960743 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960744 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960744 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960744 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960744 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960744 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960744 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960744 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960744 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960745 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960745 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960745 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960745 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960746 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960746 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960746 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960746 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960746 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960746 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960746 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960746 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960747 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960747 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960747 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960747 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960747 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960747 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960747 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960747 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960748 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960748 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960748 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960748 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960748 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960748 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960748 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960748 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960748 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960749 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960749 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960749 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960749 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960749 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960749 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960749 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960749 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960749 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960750 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960751 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960751 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960751 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960751 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960751 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960751 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960751 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960751 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960751 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960752 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960752 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960752 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960752 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960752 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960752 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960753 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960753 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960753 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960753 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960753 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960754 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960754 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960754 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960754 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960754 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960754 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960754 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960754 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960754 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960755 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960755 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960755 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960755 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960755 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960755 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960755 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960755 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960755 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960756 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960756 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960756 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960756 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960756 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960756 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960756 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960756 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960756 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960757 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960757 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960757 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960757 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960757 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960757 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960757 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960757 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960758 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960758 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960758 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960758 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960758 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960758 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960758 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960758 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960759 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960759 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960759 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960759 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960759 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960759 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960759 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960759 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960760 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960760 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960760 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960760 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960760 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960760 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960760 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960760 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960761 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960761 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960761 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960761 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960762 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960762 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960762 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960762 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960762 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960762 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960762 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960762 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960762 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960763 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960763 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960763 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960763 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960763 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960763 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960763 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960763 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960763 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960764 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960764 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960764 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960764 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960764 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960764 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960764 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960764 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960764 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960765 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960765 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960765 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960765 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960765 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960765 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960765 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960765 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960766 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960766 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960766 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960766 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960766 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960766 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960766 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960766 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960766 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960767 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960767 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960767 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960767 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960767 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960767 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960767 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960767 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960768 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960768 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960768 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960768 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960768 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960768 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960768 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960768 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960769 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960770 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960770 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960770 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960770 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960770 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960770 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960770 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960770 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960771 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960771 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960771 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960771 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960771 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960771 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960771 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960771 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960771 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960772 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960772 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960772 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960772 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960772 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960772 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960772 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960772 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960773 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960774 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960774 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960774 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960774 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960774 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960774 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960774 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960774 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960775 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960775 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960775 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960775 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960775 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960775 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960775 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960775 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960776 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960776 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960776 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960776 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960776 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960776 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960776 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960776 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960776 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960777 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960777 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960777 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960778 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960778 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960778 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960778 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960779 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960780 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960780 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960780 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960780 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960780 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960780 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960780 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960780 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960781 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960782 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960782 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960782 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960782 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960782 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960782 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960782 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960783 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960783 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960783 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960783 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960783 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960783 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960783 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960784 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960784 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960784 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960784 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960784 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960784 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960784 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960784 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960785 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960785 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960785 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960785 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960785 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960785 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960785 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960785 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960786 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960786 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960787 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960787 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960787 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960787 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960787 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960787 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960788 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960788 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960788 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960788 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960788 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960788 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960788 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960788 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960789 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960789 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960789 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960789 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960789 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960789 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960789 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960789 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960790 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960790 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960790 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960790 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960790 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960790 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960790 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960790 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960791 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960791 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960791 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960791 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960791 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960791 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960791 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960791 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960792 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960792 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960792 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960792 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960792 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960792 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960792 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960792 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960793 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960793 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960793 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960793 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960793 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960793 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960793 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960793 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960793 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960794 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960794 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960794 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960794 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960794 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960794 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960794 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960794 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960794 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960796 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960796 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960796 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960796 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960796 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960796 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960797 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960797 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960797 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960797 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960797 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960797 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960797 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960797 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960797 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960798 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960798 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960798 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960798 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960798 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960798 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960798 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960798 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960798 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960799 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960799 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960799 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960799 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960799 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960799 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960799 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960799 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960800 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960800 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960800 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960800 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960800 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960800 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960800 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960800 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960801 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960801 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960801 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960801 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960801 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960801 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960801 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960801 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960801 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960802 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960802 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960802 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960802 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960802 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960802 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960802 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960803 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960803 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960803 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960803 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960803 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960803 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960803 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960803 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960805 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960805 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960805 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960805 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960805 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960805 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960805 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960805 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960806 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960806 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960806 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960806 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960806 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960806 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960806 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960806 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960807 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960808 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960808 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960808 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960808 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960808 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960808 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960808 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960808 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960809 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960809 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960809 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960809 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960809 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960809 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960809 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960809 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960810 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960810 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960810 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960810 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960810 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960810 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960810 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960810 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960811 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960811 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960811 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960811 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960811 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960811 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960811 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960811 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960812 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960812 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960812 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960812 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960812 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960812 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960814 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960814 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960814 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960814 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960814 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960814 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960814 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960814 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960815 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960815 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960815 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960815 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960815 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960815 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960815 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960815 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960815 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960816 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960816 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960816 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960816 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960816 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960816 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960816 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960816 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960816 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960817 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960817 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960817 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960817 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960817 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960817 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960817 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960817 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960817 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960818 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960818 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960818 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960818 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960818 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960818 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960818 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960818 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960818 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960819 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960819 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960819 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960819 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960819 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960819 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960819 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960819 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960820 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960820 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960820 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960820 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960820 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960820 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960820 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960820 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960821 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960821 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960821 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960821 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960822 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960822 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960823 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960824 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960824 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960824 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960824 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960824 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960824 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960824 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960824 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960825 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960826 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960826 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960826 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960826 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960826 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960826 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960826 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960826 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960827 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960827 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960827 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960827 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960827 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960827 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960827 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960827 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960828 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960828 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960828 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960828 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960828 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960828 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960828 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960828 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960828 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960829 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960829 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960829 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960829 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960829 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960829 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960829 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960829 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960829 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960838 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960838 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960838 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960838 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960838 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960838 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960838 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960838 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960838 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960839 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960840 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960840 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960840 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960840 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960840 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960840 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960840 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960840 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960841 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960841 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960841 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960841 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960841 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960841 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960841 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960841 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960842 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960842 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960842 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960842 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960842 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960842 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960842 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960842 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960843 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960843 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960843 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960843 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960843 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960843 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960843 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960843 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960844 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960845 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960845 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960845 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960846 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960846 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960846 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960846 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960846 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960847 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960847 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960847 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960847 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960848 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960848 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960848 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960848 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960848 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960848 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960854 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960854 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960855 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960856 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960856 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960856 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960856 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960856 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960856 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960856 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960856 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960856 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960857 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960857 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960857 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960857 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960857 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960857 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960857 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960857 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960858 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960858 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960858 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960858 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960858 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960858 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960858 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960858 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960858 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960859 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960859 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960859 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960859 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960859 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960859 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960859 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960859 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960859 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960860 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960860 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960860 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960860 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960860 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960860 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960860 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960860 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960861 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960861 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960861 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960861 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960861 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960861 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960861 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960861 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960861 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960862 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960862 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960862 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960862 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960862 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960862 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960862 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960862 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960862 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960863 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960863 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960863 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960863 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960869 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960870 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960870 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960870 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960870 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960870 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655960870 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960870 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960870 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960871 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960872 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960872 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960872 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960872 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960872 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960872 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960872 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960872 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960873 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960873 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960873 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960873 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960873 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960873 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960873 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960873 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960873 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960874 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960874 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960874 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960874 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960874 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960874 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960874 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960874 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960874 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960875 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960875 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960875 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960875 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960875 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960875 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960875 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960875 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960876 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960876 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960876 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960876 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960876 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960876 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960876 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960876 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960877 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960877 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960877 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960877 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960877 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960877 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960877 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960877 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960878 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960878 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960879 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960880 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960880 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960880 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960880 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960880 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960880 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960880 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960881 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960882 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960882 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960882 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960882 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960882 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960882 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960882 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960882 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960882 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960883 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960883 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960883 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960883 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960883 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960883 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960883 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960883 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960883 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960884 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960884 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960884 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960884 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960884 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960884 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960884 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960884 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960884 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960885 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960885 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960885 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960885 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960885 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960885 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960885 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960885 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960885 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960886 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960886 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960886 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960886 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960886 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960886 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960886 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960886 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960886 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960887 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960888 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960888 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960888 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960888 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960888 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960888 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960889 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960890 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960890 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960890 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960890 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960890 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960890 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960890 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960890 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960890 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960891 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960892 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960892 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960892 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960892 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960892 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960892 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960892 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960892 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960892 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960893 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960894 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960902 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960902 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960902 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960903 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960903 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960903 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960903 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960903 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960903 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960903 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960903 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960903 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960904 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960904 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960904 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960904 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960905 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960905 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960905 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960905 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960905 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960905 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960905 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960906 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960906 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960906 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960906 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960906 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960906 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960906 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960906 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960906 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960907 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960908 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960908 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960908 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960908 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960908 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960908 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960908 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960908 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960909 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960909 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960909 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960909 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960909 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960909 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960909 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960909 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960910 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960910 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960910 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960910 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960910 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960910 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960911 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960911 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960911 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960911 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960911 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960911 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960911 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960911 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960911 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960912 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960912 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960912 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960912 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960912 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960912 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960912 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960912 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960912 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960913 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960913 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960913 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960913 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960913 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960913 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960913 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960913 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960913 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960914 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960914 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960914 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960914 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960914 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960914 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960914 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960914 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960914 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960915 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960915 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960915 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960915 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960915 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960915 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960915 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960915 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960915 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960916 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960916 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960916 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960916 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960916 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960916 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960916 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960916 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960916 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960917 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960918 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960918 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960918 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960918 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960918 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960918 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960919 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960919 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960919 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960919 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960919 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960919 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960919 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960919 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960919 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960920 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960920 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960920 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960920 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960920 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960921 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960921 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960921 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960921 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960922 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960922 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960922 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960922 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960922 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960923 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960923 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960923 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960923 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960923 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960923 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960923 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960924 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960924 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960924 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960924 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960924 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960924 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960924 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960924 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960925 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960925 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960925 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960925 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960925 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960925 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960925 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960925 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960925 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960926 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960926 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960926 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960926 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960926 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960926 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960926 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960926 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960927 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960927 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960927 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960937 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960937 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960938 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960938 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960938 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960938 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960938 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960938 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960938 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960938 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960939 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960939 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960940 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960940 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960940 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960940 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960940 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960941 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960941 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960941 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960941 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960941 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960941 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960942 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960942 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960942 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960942 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960942 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960942 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960942 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960942 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960942 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960943 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960943 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960943 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960943 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960943 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960943 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960943 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960943 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960944 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960944 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960944 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960944 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960944 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960944 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960944 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960944 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960945 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960945 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960945 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960945 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960945 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960945 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960945 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960945 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960946 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960946 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960946 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960946 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960946 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960946 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960946 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960946 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960947 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960947 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960947 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960947 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960948 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960948 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960948 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960948 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960948 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960948 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960948 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960948 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960949 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960949 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960949 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960949 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960949 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960949 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960949 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960949 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960949 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960950 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960951 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960951 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960951 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960951 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960951 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960951 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960951 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960951 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960951 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960952 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960952 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960952 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960952 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960952 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960952 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960952 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960952 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960952 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960953 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960953 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960953 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960953 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960953 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960954 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960954 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960954 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960954 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960954 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960954 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960954 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960955 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960955 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960955 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960955 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960956 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960956 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960956 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960956 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960956 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960956 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960956 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960956 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960957 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960957 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960957 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960957 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960957 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960957 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960957 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960957 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960957 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960958 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960958 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960958 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960958 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960958 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960958 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960958 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960958 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960958 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960959 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960959 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960959 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960959 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960959 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960959 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960959 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960959 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960960 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960960 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960960 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960960 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960960 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960960 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960960 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960960 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960961 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960961 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960961 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960961 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960961 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960961 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960961 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960961 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960962 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960962 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960962 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960962 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960962 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960962 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960962 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960962 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960963 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960963 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960963 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960963 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960964 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960964 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960964 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960964 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960964 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960964 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960964 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960964 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960964 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960965 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960965 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960965 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960965 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960965 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960965 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960965 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960965 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960965 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960966 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960966 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960966 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960966 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960966 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960966 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960966 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960966 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960967 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960967 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960967 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960967 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960967 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960967 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960967 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960967 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960968 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960968 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960968 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960968 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960968 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960968 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960968 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960969 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960969 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960969 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960969 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960969 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960969 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960969 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960970 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960970 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960970 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960970 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960970 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960970 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960970 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960970 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960971 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960971 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960971 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960971 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960971 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960971 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960972 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960972 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960972 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960972 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960972 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960973 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960973 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960973 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960973 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960973 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960973 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960973 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960974 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960974 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960974 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960974 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960974 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960974 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960974 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960975 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960975 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960975 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960975 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960975 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960975 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960975 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960976 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960976 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960976 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960976 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960976 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960976 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960976 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960977 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960977 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960977 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960977 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960977 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960978 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960978 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960978 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960978 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960978 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960978 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960979 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960979 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960979 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960979 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960979 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960979 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960979 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960979 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960980 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960980 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960980 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960980 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960980 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960980 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960981 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960981 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960981 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960981 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960981 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960981 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960982 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960982 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960983 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960983 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960983 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960983 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960983 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960983 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960983 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960984 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960984 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960984 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960984 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960984 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960984 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960984 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960985 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960985 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960985 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960985 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960985 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960985 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960986 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960986 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960986 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960986 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960986 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960986 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960987 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960987 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960987 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960987 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960987 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960987 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960988 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960988 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960988 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960988 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960988 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960988 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960988 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960988 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960989 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960989 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960989 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960989 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960989 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960989 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960989 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960990 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960990 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960990 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960990 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960990 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960991 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960991 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960991 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960991 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960991 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960991 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960991 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960992 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960992 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960992 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960993 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960993 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960993 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960993 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960993 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960993 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960993 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960994 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960994 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960994 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960994 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960994 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960994 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960994 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960995 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960995 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960995 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960995 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960995 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960995 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960995 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960995 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960996 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960996 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960996 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960996 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960996 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960996 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960996 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960996 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960997 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960997 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960997 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960997 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960997 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960997 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960997 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960998 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960998 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960998 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960998 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960998 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960998 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960999 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960999 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960999 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960999 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960999 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960999 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655960999 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961000 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961000 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961000 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961000 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961000 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961000 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961001 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961001 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961001 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961001 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961001 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961001 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961002 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961002 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961002 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961003 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961003 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961003 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961003 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961003 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961004 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961004 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961004 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961004 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961004 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961004 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961004 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961004 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961005 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961005 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961005 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961005 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961005 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961005 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961006 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961006 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961006 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961006 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961006 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961006 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961006 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961007 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961007 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961007 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961007 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961007 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961008 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961008 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961008 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961008 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961008 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961008 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961009 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961009 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961009 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961009 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961009 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961009 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961009 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961009 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961010 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961010 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961010 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961010 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961010 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961010 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961011 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961011 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961011 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961011 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961011 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961011 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961011 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961011 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961012 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961012 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961012 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961012 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961013 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961013 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961013 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961013 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961013 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961013 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961014 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961014 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961014 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961014 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961014 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961014 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961014 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961015 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961015 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961015 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961015 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961015 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961015 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961015 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961015 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961016 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961016 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961016 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961016 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961016 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961016 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961016 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961016 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961017 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961017 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961017 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961017 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961017 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961017 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961017 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961017 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961018 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961018 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961018 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961018 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961018 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961018 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961018 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961018 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961019 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961019 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961019 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961019 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961019 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961019 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961020 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961020 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961020 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961020 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961020 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961021 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961021 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961021 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961021 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961021 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961021 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961021 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961021 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961022 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961023 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961023 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961023 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961023 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961023 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961023 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961023 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961024 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961024 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961024 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961024 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961024 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961024 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961024 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961024 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961024 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961025 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961025 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961025 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961025 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961025 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961025 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961025 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961025 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961025 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961026 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961026 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961026 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961026 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961026 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961026 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961026 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961026 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961027 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961027 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961027 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961027 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961027 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961027 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961027 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961027 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961028 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961028 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961028 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961028 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961028 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961028 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961028 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961029 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961029 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961029 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961029 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961029 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961029 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961029 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961030 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961030 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961030 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961030 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961030 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961030 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961030 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961030 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961032 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961033 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961033 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961033 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961033 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961034 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961035 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961035 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961035 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961035 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961036 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961036 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961036 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961036 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961036 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961036 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961036 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961036 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961037 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961037 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961037 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961037 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961037 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961037 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961037 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961037 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961038 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961039 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961039 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961039 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961039 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961040 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961040 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961041 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961042 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961042 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961042 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961042 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961042 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961042 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961042 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961042 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961042 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961043 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961043 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961043 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961043 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961043 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961043 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961043 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961043 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961044 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961044 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961044 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961044 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961044 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961044 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961044 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961044 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961045 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961045 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961045 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961045 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961045 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961045 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961045 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961045 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961046 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961046 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961046 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961046 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961046 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961046 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961046 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961046 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961046 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961047 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961047 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961047 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961047 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961047 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961047 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961047 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961048 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961048 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961048 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961048 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961049 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961049 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961049 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961049 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961049 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961049 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961049 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961049 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961050 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961050 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961050 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961050 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961050 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961050 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961050 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961050 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961051 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961052 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961052 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961052 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961052 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961052 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961052 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961052 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961052 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961053 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961053 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961053 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961053 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961053 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961053 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961053 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961053 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961054 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961054 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961054 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961054 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961054 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961054 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961054 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961054 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961055 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961055 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961055 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961055 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961055 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961055 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961056 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961056 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961056 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961056 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961057 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961057 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961057 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961057 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961057 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961057 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961058 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961058 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961058 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961058 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961058 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961058 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961058 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961058 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961059 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961059 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961059 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961059 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961059 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961059 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961059 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961059 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961060 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961060 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961060 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961060 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961060 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961060 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961060 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961060 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961061 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961061 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961061 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961061 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961061 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961061 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961061 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961061 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961062 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961062 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961062 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961062 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961062 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961062 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961062 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961062 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961063 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961063 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961063 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961063 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961063 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961063 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961063 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961063 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961063 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961064 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961064 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961064 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961064 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961064 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961064 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961064 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961064 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961064 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961065 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961065 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961066 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961066 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961066 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961066 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961066 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961066 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961066 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961066 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961067 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961068 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961068 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961068 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961068 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961068 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961068 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961068 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961068 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961069 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961069 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961069 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961069 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961069 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961069 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961069 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961069 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961069 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961070 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961070 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961070 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961070 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961070 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961070 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961070 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961070 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961070 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961071 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961071 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961071 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961071 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961071 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961071 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961071 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961071 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961072 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961072 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961072 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961072 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961072 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961072 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961072 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961072 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961073 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961073 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961082 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961082 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961082 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961082 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961082 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961083 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961084 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961084 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961084 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961084 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961084 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961084 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961084 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961084 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961084 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961085 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961085 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961085 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961085 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961085 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961085 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961085 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961085 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961085 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961086 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961086 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961086 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961086 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961086 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961086 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961086 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961087 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961087 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961087 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961087 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961087 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961087 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961087 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961087 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961087 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961088 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961088 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961088 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961088 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961088 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961088 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961088 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961088 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961089 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961089 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961089 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961089 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961089 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961089 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961089 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961089 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961089 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961090 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961090 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961090 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961090 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961090 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961090 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961090 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961090 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961091 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961091 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961091 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961091 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961091 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp8 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp8 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp8\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp8" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 65 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp7 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp7 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp7\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp7" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 61 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp6 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp6 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp6\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp6" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp5 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp5 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp5\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp5" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 53 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp4 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp4 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp4\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp4" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp3 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp3 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp3" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 45 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961097 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp2 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961098 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp2 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp2\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp2" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 41 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961098 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gp1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961098 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 gp1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"gp1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder.v" "gp1" { Text "C:/Users/yasir/Desktop/organization project 3/adder.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1705655961098 "|mips|alu:alu0|adder:less_op|generate_propagate_4bit:gp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961098 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961098 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961098 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961098 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961099 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961100 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961100 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961100 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961100 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961100 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961100 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961100 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961100 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961101 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961101 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961101 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961101 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961101 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961101 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961101 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961101 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961102 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961102 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961102 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961102 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961102 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961102 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961102 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961102 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961103 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961103 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961103 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961103 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961103 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961103 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961103 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961103 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961104 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961104 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961104 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961104 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961104 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961104 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961104 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961104 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961105 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961105 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961105 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961105 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961105 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961105 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961105 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961105 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961106 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "xor_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/xor_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961106 "|mips|alu:alu0|adder:less_op|xor_32bit:xor32_1|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961126 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961126 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961126 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961126 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961126 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961127 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961127 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961127 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961127 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961127 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961127 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961127 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961127 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961127 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961128 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961128 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961128 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961128 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961128 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961128 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961128 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961128 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961128 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961129 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961129 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961129 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961129 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961129 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961129 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961129 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961129 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961129 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961130 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961130 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961130 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961130 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961130 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961130 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961130 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961130 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961130 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961131 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961131 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961131 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961131 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961131 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961131 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961131 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961131 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961131 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961132 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961132 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961132 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961132 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961132 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961132 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961132 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961132 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961132 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961133 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961133 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961133 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961133 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "or_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/or_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961133 "|mips|mux_2x1_32bit:mux3|or_32bit:or0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961134 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961134 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961134 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961134 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961134 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961134 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961134 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961134 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961135 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961135 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961135 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961135 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961135 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961135 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961135 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961135 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961135 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961136 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961136 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961136 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961136 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961136 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961136 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961136 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961136 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961136 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961137 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961137 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961137 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961137 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961137 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961137 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961137 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961137 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961137 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961138 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961138 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961138 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961138 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961138 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961138 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961138 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961138 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961138 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961139 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961140 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961140 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961140 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961140 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961140 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961140 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961140 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961140 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961141 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961141 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu32 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961169 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu32 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu32\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu32" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961169 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu32"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu31 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961169 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu31 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu31\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu31" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961169 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu31"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu30 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu30 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu30\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu30" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu30"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu29 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu29 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu29\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu29" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu29"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu28 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu28 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu28\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu28" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu28"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu27 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu27 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu27\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu27" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu27"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu26 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu26 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu26\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu26" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961170 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu26"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu25 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu25 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu25\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu25" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu25"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu24 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu24 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu24\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu24" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu24"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu23 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu23 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu23\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu23" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu23"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu22 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu22 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu22\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu22" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu21 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu21 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu21\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu21" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961171 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu21"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu20 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961172 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu20 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu20\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu20" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961172 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu19 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961172 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu19 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu19\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu19" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961172 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu18 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961172 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu18 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu18\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu18" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961172 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu18"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu17 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961172 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu17 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu17\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu17" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961172 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu17"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu16 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961172 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu16 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu16\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu16" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961173 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu15 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961173 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu15 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu15" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961173 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu14 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961173 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu14 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu14" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961173 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu13 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961173 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu13 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu13" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961173 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu12 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961173 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu12 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu12" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961173 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu11 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu11 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu11" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu10 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu10" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu9 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu9" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu8 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu8 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu8" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu7 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu7 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu7" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961174 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu6 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961175 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu6 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu6" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961175 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961175 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu5 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu5" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961175 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu4 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961175 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu4 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu4" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961175 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961175 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu3 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu3" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961175 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu2 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961176 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu2 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu2" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961176 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 alu1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961176 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 alu1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"alu1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "and_32bit.v" "alu1" { Text "C:/Users/yasir/Desktop/organization project 3/and_32bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1705655961176 "|mips|mux_2x1_32bit:mux3|and_32bit:and0|alu_1_bit:alu1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "104 " "104 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705655963845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705655965152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705655965152 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips.v" "" { Text "C:/Users/yasir/Desktop/organization project 3/mips.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705655965232 "|mips|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705655965232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705655965233 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705655965233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705655965233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5322 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5322 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705655965464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 12:19:25 2024 " "Processing ended: Fri Jan 19 12:19:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705655965464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705655965464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705655965464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705655965464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705655966935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705655966935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 12:19:26 2024 " "Processing started: Fri Jan 19 12:19:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705655966935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705655966935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project3 -c project3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705655966936 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705655967013 ""}
{ "Info" "0" "" "Project  = project3" {  } {  } 0 0 "Project  = project3" 0 0 "Fitter" 0 0 1705655967014 ""}
{ "Info" "0" "" "Revision = project3" {  } {  } 0 0 "Revision = project3" 0 0 "Fitter" 0 0 1705655967014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705655967209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705655967210 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project3 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"project3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705655967220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705655967271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705655967271 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705655967692 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705655967766 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705655967917 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1705655968144 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1705655975575 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705655975604 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705655975618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705655975618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705655975618 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1705655975618 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1705655975619 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705655975619 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705655975619 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1705655975619 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705655975619 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705655975631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project3.sdc " "Synopsys Design Constraints File file not found: 'project3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705655980674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705655980676 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1705655980676 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1705655980676 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705655980677 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1705655980677 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705655980677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705655980682 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1705655980738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705655981964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705655983012 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705655983370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705655983370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705655984334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/yasir/Desktop/organization project 3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705655988456 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705655988456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705655988695 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1705655988695 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705655988695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705655988700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705655989534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705655989568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705655989901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705655989901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705655990433 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705655991731 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yasir/Desktop/organization project 3/output_files/project3.fit.smsg " "Generated suppressed messages file C:/Users/yasir/Desktop/organization project 3/output_files/project3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705655992006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6869 " "Peak virtual memory: 6869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705655992543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 12:19:52 2024 " "Processing ended: Fri Jan 19 12:19:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705655992543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705655992543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705655992543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705655992543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705655993742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705655993742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 12:19:53 2024 " "Processing started: Fri Jan 19 12:19:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705655993742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705655993742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project3 -c project3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705655993743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1705655994384 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705656001042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705656001490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 12:20:01 2024 " "Processing ended: Fri Jan 19 12:20:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705656001490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705656001490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705656001490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705656001490 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705656002253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705656002880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705656002880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 12:20:02 2024 " "Processing started: Fri Jan 19 12:20:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705656002880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705656002880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project3 -c project3 " "Command: quartus_sta project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705656002880 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705656002962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705656003484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705656003484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705656003541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705656003541 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project3.sdc " "Synopsys Design Constraints File file not found: 'project3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1705656004065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705656004065 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705656004065 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705656004066 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1705656004066 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705656004066 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705656004066 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1705656004072 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705656004073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656004076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656004082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656004084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656004086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656004090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656004092 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705656004097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705656004128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705656004934 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705656004993 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705656004994 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705656004994 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705656004994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656004995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656004998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005006 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705656005009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705656005236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705656005664 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705656005691 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705656005691 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705656005691 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705656005692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005702 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705656005705 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705656005834 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705656005834 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1705656005834 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1705656005834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705656005855 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705656006291 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705656006291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5170 " "Peak virtual memory: 5170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705656006317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 12:20:06 2024 " "Processing ended: Fri Jan 19 12:20:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705656006317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705656006317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705656006317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705656006317 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1705656007477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705656007477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 12:20:07 2024 " "Processing started: Fri Jan 19 12:20:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705656007477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705656007477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project3 -c project3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705656007477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1705656008388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project3.vo C:/Users/yasir/Desktop/organization project 3/simulation/modelsim/ simulation " "Generated file project3.vo in folder \"C:/Users/yasir/Desktop/organization project 3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705656008414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705656008468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 12:20:08 2024 " "Processing ended: Fri Jan 19 12:20:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705656008468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705656008468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705656008468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705656008468 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5336 s " "Quartus Prime Full Compilation was successful. 0 errors, 5336 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705656009157 ""}
