#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 10 09:24:58 2019
# Process ID: 11632
# Current directory: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base
# Command line: vivado base.xpr
# Log file: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/vivado.log
# Journal file: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/vivado.jou
#-----------------------------------------------------------
start_gui
open_project base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/Audio_Stream_Adau1761/Audio_Stream_Adau1761/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.3_released/installs/lin64/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 6600.156 ; gain = 299.820 ; free physical = 27911 ; free virtual = 38382
update_compile_order -fileset sources_1
open_bd_design {/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd}
Adding cell -- xilinx.com:user:audio_codec_ctrl:1.0 - audio_codec_ctrl_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_10MHz
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_interrupts
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_pmodb
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_rp
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_8bit_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - arduino_gpio
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic_direct
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - interrupt_concat
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m10_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m11_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m12_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m13_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m14_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m15_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m16_regslice
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_direct
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_shared
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_generate
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_pwm
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timers_interrupt
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_1
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_2
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_3
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_4
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_5
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - uartlite
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_arduino/clk_100M(clk) and /iop_arduino/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:xlconcat:2.1 - iop_interrupts
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmoda/clk_100M(clk) and /iop_pmoda/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmodb/clk_100M(clk) and /iop_pmodb/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic_1
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m10_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m11_regslice
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - rpi_gpio
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb4_timer_pwm
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb4_timers_interrupt
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - uartlite
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_rpi/clk_100M(clk) and /iop_rpi/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - leds_gpio
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_arduino_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_arduino_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_rpi_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_rpi_reset
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - pmoda_rp_pin_sel
Adding cell -- xilinx.com:ip:processing_system7:5.5 - ps7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - rgbleds_gpio
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk3
Adding cell -- xilinx.com:user:interface_slice:1.0 - slice_pmodb_gpio
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches_gpio
Adding cell -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx.com:hls:trace_cntrl_64:1.4 - trace_cntrl_64_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx.com:hls:trace_cntrl_32:1.4 - trace_cntrl_32_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmiin
Adding cell -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.7 - dvi2rgb_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_in
Adding cell -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk
Adding cell -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - hdmi_out_hpd_video
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_out
WARNING: [BD 41-1731] Type mismatch between connected pins: /video/hdmi_out/frontend/axi_dynclk/LOCKED_O(undef) and /video/hdmi_out/frontend/rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_pixelclk
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:wire_distributor:1.0 - collector_pmoda_rpi
Adding cell -- xilinx.com:user:wire_distributor:1.0 - collector_rpi_27_8
Adding cell -- xilinx.com:user:wire_distributor:1.0 - distributor_pmoda
Adding cell -- xilinx.com:user:wire_distributor:1.0 - distributor_rpi
Adding cell -- xilinx.com:user:mux_vector:1.0 - pmoda_rpi_o_sel
Adding cell -- xilinx.com:user:mux_vector:1.0 - pmoda_rpi_t_sel
Adding cell -- xilinx.com:ip:xlconcat:2.1 - rpi_i_27_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - pmoda_rpi_1_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - pmoda_rpi_3_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - pmoda_rpi_5_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - pmoda_rpi_7_6
Adding cell -- xilinx.com:ip:xlconcat:2.1 - rpi2pmoda
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_o_27_8
Adding cell -- xilinx.com:ip:xlconcat:2.1 - rpi2pmoda
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_1_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_3_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_5_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_7_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_t_27_8
Adding cell -- xilinx.com:ip:xlconcat:2.1 - rpi2pmoda
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_1_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_3_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_5_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - rpi_7_6
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <base> from BD file </home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 11292.438 ; gain = 0.000 ; free physical = 27815 ; free virtual = 38299
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_nets audio_codec_ctrl_0_LRCLK] [get_bd_nets SDATA_I_1] [get_bd_nets audio_codec_ctrl_0_BCLK] [get_bd_nets audio_codec_ctrl_0_SDATA_O] [get_bd_nets audio_codec_ctrl_0_codec_address] [get_bd_cells audio_codec_ctrl_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/Audio_Stream_Adau1761/Audio_Stream_Adau1761/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:05 . Memory (MB): peak = 11292.438 ; gain = 0.000 ; free physical = 27767 ; free virtual = 38253
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:adau1761:1.0 adau1761_0
create_bd_cell: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:08 . Memory (MB): peak = 11292.438 ; gain = 0.000 ; free physical = 27742 ; free virtual = 38229
endgroup
set_property location {6 2958 3003} [get_bd_cells adau1761_0]
connect_bd_net [get_bd_ports bclk] [get_bd_pins adau1761_0/BCLK]
connect_bd_net [get_bd_ports lrclk] [get_bd_pins adau1761_0/LRCLK]
connect_bd_net [get_bd_ports sdata_o] [get_bd_pins adau1761_0/SDATA_O]
connect_bd_net [get_bd_ports codec_addr] [get_bd_pins adau1761_0/codec_address]
connect_bd_net [get_bd_ports sdata_i] [get_bd_pins adau1761_0/SDATA_I]
connect_bd_net [get_bd_pins adau1761_0/s_axi_aclk] [get_bd_pins ps7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins adau1761_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_fclk0/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
create_bd_cell: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:08 . Memory (MB): peak = 11435.199 ; gain = 0.000 ; free physical = 27690 ; free virtual = 38179
endgroup
set_property location {6 2813 3158} [get_bd_cells axi_dma_0]
save_bd_design
Wrote  : </home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd> 
Wrote  : </home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ui/bd_520828f1.ui> 
save_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 11534.086 ; gain = 0.000 ; free physical = 27648 ; free virtual = 38140
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 09:54:04 2019...
