[2025-09-18 04:45:59] START suite=qualcomm_srv trace=srv640_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv640_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2636120 heartbeat IPC: 3.793 cumulative IPC: 3.793 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5045017 heartbeat IPC: 4.151 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5045017 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5045017 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14397369 heartbeat IPC: 1.069 cumulative IPC: 1.069 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23576524 heartbeat IPC: 1.089 cumulative IPC: 1.079 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 32835982 heartbeat IPC: 1.08 cumulative IPC: 1.079 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 42255621 heartbeat IPC: 1.062 cumulative IPC: 1.075 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 51528738 heartbeat IPC: 1.078 cumulative IPC: 1.076 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 60854663 heartbeat IPC: 1.072 cumulative IPC: 1.075 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 70080319 heartbeat IPC: 1.084 cumulative IPC: 1.076 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 79378550 heartbeat IPC: 1.075 cumulative IPC: 1.076 (Simulation time: 00 hr 10 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv640_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000019 cycles: 88702243 heartbeat IPC: 1.073 cumulative IPC: 1.076 (Simulation time: 00 hr 11 min 47 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 92812972 cumulative IPC: 1.077 (Simulation time: 00 hr 12 min 56 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 92812972 cumulative IPC: 1.077 (Simulation time: 00 hr 12 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv640_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.077 instructions: 100000000 cycles: 92812972
CPU 0 Branch Prediction Accuracy: 90.81% MPKI: 16.15 Average ROB Occupancy at Mispredict: 25.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3958
BRANCH_INDIRECT: 0.4206
BRANCH_CONDITIONAL: 13.16
BRANCH_DIRECT_CALL: 0.9457
BRANCH_INDIRECT_CALL: 0.6042
BRANCH_RETURN: 0.6309


====Backend Stall Breakdown====
ROB_STALL: 135029
LQ_STALL: 0
SQ_STALL: 579512


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 158.29033
REPLAY_LOAD: 124.70115
NON_REPLAY_LOAD: 31.33315

== Total ==
ADDR_TRANS: 9814
REPLAY_LOAD: 10849
NON_REPLAY_LOAD: 114366

== Counts ==
ADDR_TRANS: 62
REPLAY_LOAD: 87
NON_REPLAY_LOAD: 3650

cpu0->cpu0_STLB TOTAL        ACCESS:    1852910 HIT:    1848282 MISS:       4628 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1852910 HIT:    1848282 MISS:       4628 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 255.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8520436 HIT:    7218136 MISS:    1302300 MSHR_MERGE:      62093
cpu0->cpu0_L2C LOAD         ACCESS:    6697463 HIT:    5704408 MISS:     993055 MSHR_MERGE:       8995
cpu0->cpu0_L2C RFO          ACCESS:     558185 HIT:     382749 MISS:     175436 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     264518 HIT:     159965 MISS:     104553 MSHR_MERGE:      53098
cpu0->cpu0_L2C WRITE        ACCESS:     991829 HIT:     970426 MISS:      21403 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8441 HIT:        588 MISS:       7853 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     210130 ISSUED:     181253 USEFUL:      10714 USELESS:      12410
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14975142 HIT:    8063846 MISS:    6911296 MSHR_MERGE:    1624361
cpu0->cpu0_L1I LOAD         ACCESS:   14975142 HIT:    8063846 MISS:    6911296 MSHR_MERGE:    1624361
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31005085 HIT:   27359492 MISS:    3645593 MSHR_MERGE:    1577414
cpu0->cpu0_L1D LOAD         ACCESS:   17186134 HIT:   15391346 MISS:    1794788 MSHR_MERGE:     384259
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     478561 HIT:     313475 MISS:     165086 MSHR_MERGE:      74063
cpu0->cpu0_L1D WRITE        ACCESS:   13330915 HIT:   11653732 MISS:    1677183 MSHR_MERGE:    1118997
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9475 HIT:        939 MISS:       8536 MSHR_MERGE:         95
cpu0->cpu0_L1D PREFETCH REQUESTED:     706856 ISSUED:     478556 USEFUL:      19566 USELESS:      44128
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12441665 HIT:   10543375 MISS:    1898290 MSHR_MERGE:     954682
cpu0->cpu0_ITLB LOAD         ACCESS:   12441665 HIT:   10543375 MISS:    1898290 MSHR_MERGE:     954682
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.129 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28975664 HIT:   27752562 MISS:    1223102 MSHR_MERGE:     313800
cpu0->cpu0_DTLB LOAD         ACCESS:   28975664 HIT:   27752562 MISS:    1223102 MSHR_MERGE:     313800
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.168 cycles
cpu0->LLC TOTAL        ACCESS:    1483431 HIT:    1417338 MISS:      66093 MSHR_MERGE:       2490
cpu0->LLC LOAD         ACCESS:     984058 HIT:     965637 MISS:      18421 MSHR_MERGE:        296
cpu0->LLC RFO          ACCESS:     175436 HIT:     145868 MISS:      29568 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      51455 HIT:      38232 MISS:      13223 MSHR_MERGE:       2194
cpu0->LLC WRITE        ACCESS:     264629 HIT:     264364 MISS:        265 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7853 HIT:       3237 MISS:       4616 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3801
  ROW_BUFFER_MISS:      59531
  AVG DBUS CONGESTED CYCLE: 3.502
Channel 0 WQ ROW_BUFFER_HIT:       1144
  ROW_BUFFER_MISS:      24768
  FULL:          0
Channel 0 REFRESHES ISSUED:       7734

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       512196       423472        93759         2391
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6          129          436          299
  STLB miss resolved @ L2C                0          105          115          306           97
  STLB miss resolved @ LLC                0          133          297         1520          653
  STLB miss resolved @ MEM                0            3          342         2307         2479

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162983        48558      1248276       151364          466
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           72          102           58
  STLB miss resolved @ L2C                0           36           66           44           11
  STLB miss resolved @ LLC                0           52          269          491           96
  STLB miss resolved @ MEM                0            1          113          295          167
[2025-09-18 04:58:55] END   suite=qualcomm_srv trace=srv640_ap (rc=0)
