{
  "design": {
    "design_info": {
      "boundary_crc": "0x4808F0B7218AB576",
      "device": "xczu9eg-ffvb1156-2-e",
      "name": "system",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "sys_ps8": "",
      "sys_rstgen": "",
      "sys_250m_rstgen": "",
      "sys_500m_rstgen": "",
      "spi0_csn_concat": "",
      "VCC_1": "",
      "GND_1": "",
      "spi1_csn_concat": "",
      "axi_sysid_0": "",
      "rom_sys_0": "",
      "axi_cpu_interconnect": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {},
        "m16_couplers": {
          "auto_pc": ""
        },
        "s00_mmu": ""
      },
      "sys_concat_intc_0": "",
      "sys_concat_intc_1": "",
      "axi_hp0_interconnect": "",
      "axi_adrv9009_tx_clkgen": "",
      "axi_adrv9009_tx_xcvr": "",
      "axi_adrv9009_tx_jesd": {
        "tx_axi": "",
        "tx": ""
      },
      "util_adrv9009_tx_upack": "",
      "tx_fir_interpolator": {
        "cdc_sync_active": "",
        "rate_gen": "",
        "fir_interpolation_0": "",
        "logic_and_0": "",
        "out_mux_0": "",
        "fir_interpolation_1": "",
        "logic_and_1": "",
        "out_mux_1": "",
        "fir_interpolation_2": "",
        "logic_and_2": "",
        "out_mux_2": "",
        "fir_interpolation_3": "",
        "logic_and_3": "",
        "out_mux_3": ""
      },
      "GND_32": "",
      "tx_adrv9009_tpl_core": {
        "tpl_core": "",
        "data_concat": "",
        "enable_slice_0": "",
        "valid_slice_0": "",
        "enable_slice_1": "",
        "valid_slice_1": "",
        "enable_slice_2": "",
        "valid_slice_2": "",
        "enable_slice_3": "",
        "valid_slice_3": ""
      },
      "axi_adrv9009_tx_dma": "",
      "axi_adrv9009_dacfifo": "",
      "axi_adrv9009_rx_clkgen": "",
      "axi_adrv9009_rx_xcvr": "",
      "axi_adrv9009_rx_jesd": {
        "rx_axi": "",
        "rx": ""
      },
      "util_adrv9009_rx_cpack": "",
      "rx_adrv9009_tpl_core": {
        "tpl_core": "",
        "data_slice_0": "",
        "enable_slice_0": "",
        "valid_slice_0": "",
        "data_slice_1": "",
        "enable_slice_1": "",
        "valid_slice_1": "",
        "data_slice_2": "",
        "enable_slice_2": "",
        "valid_slice_2": "",
        "data_slice_3": "",
        "enable_slice_3": "",
        "valid_slice_3": ""
      },
      "rx_fir_decimator": {
        "cdc_sync_active": "",
        "fir_decimation_0": "",
        "out_mux_0": "",
        "fir_decimation_1": "",
        "out_mux_1": "",
        "fir_decimation_2": "",
        "out_mux_2": "",
        "fir_decimation_3": "",
        "out_mux_3": ""
      },
      "axi_adrv9009_rx_dma": "",
      "axi_adrv9009_rx_os_clkgen": "",
      "axi_adrv9009_rx_os_xcvr": "",
      "axi_adrv9009_rx_os_jesd": {
        "rx_axi": "",
        "rx": ""
      },
      "util_adrv9009_rx_os_cpack": "",
      "rx_os_adrv9009_tpl_core": {
        "tpl_core": "",
        "data_slice_0": "",
        "enable_slice_0": "",
        "valid_slice_0": "",
        "data_slice_1": "",
        "enable_slice_1": "",
        "valid_slice_1": "",
        "data_slice_2": "",
        "enable_slice_2": "",
        "valid_slice_2": "",
        "data_slice_3": "",
        "enable_slice_3": "",
        "valid_slice_3": ""
      },
      "axi_adrv9009_rx_os_dma": "",
      "util_adrv9009_xcvr": "",
      "adrv9009_tx_device_clk_rstgen": "",
      "adrv9009_rx_device_clk_rstgen": "",
      "adrv9009_rx_os_device_clk_rstgen": "",
      "logic_or": "",
      "axi_hp1_interconnect": "",
      "axi_hp2_interconnect": "",
      "axi_hp3_interconnect": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {
          "auto_pc": ""
        },
        "s01_mmu": ""
      },
      "jtag_axi_0": ""
    },
    "interface_ports": {
      "axi_tx_bram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "system_sys_ps8_0_pl_clk0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "99990005",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "axi_rx_bram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "system_sys_ps8_0_pl_clk0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "99990005",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "axi_regs": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "system_sys_ps8_0_pl_clk0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "99990005",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "axi_drp": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "system_sys_ps8_0_pl_clk0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "99990005",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "spi0_csn": {
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "3",
            "value_src": "ip_prop"
          }
        }
      },
      "spi0_sclk": {
        "direction": "O"
      },
      "spi0_mosi": {
        "direction": "O"
      },
      "spi0_miso": {
        "direction": "I"
      },
      "spi1_csn": {
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "3",
            "value_src": "ip_prop"
          }
        }
      },
      "spi1_sclk": {
        "direction": "O"
      },
      "spi1_mosi": {
        "direction": "O"
      },
      "spi1_miso": {
        "direction": "I"
      },
      "gpio_i": {
        "direction": "I",
        "left": "94",
        "right": "0"
      },
      "gpio_o": {
        "direction": "O",
        "left": "94",
        "right": "0"
      },
      "gpio_t": {
        "direction": "O",
        "left": "94",
        "right": "0"
      },
      "dac_fifo_bypass": {
        "direction": "I"
      },
      "adc_fir_filter_active": {
        "direction": "I"
      },
      "dac_fir_filter_active": {
        "direction": "I"
      },
      "tx_ref_clk_0": {
        "direction": "I"
      },
      "rx_ref_clk_0": {
        "direction": "I"
      },
      "rx_ref_clk_2": {
        "direction": "I"
      },
      "tx_sysref_0": {
        "direction": "I"
      },
      "tx_sync_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "tx_data_0_p": {
        "direction": "O"
      },
      "tx_data_0_n": {
        "direction": "O"
      },
      "tx_data_1_p": {
        "direction": "O"
      },
      "tx_data_1_n": {
        "direction": "O"
      },
      "tx_data_2_p": {
        "direction": "O"
      },
      "tx_data_2_n": {
        "direction": "O"
      },
      "tx_data_3_p": {
        "direction": "O"
      },
      "tx_data_3_n": {
        "direction": "O"
      },
      "rx_sysref_0": {
        "direction": "I"
      },
      "rx_sync_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "rx_data_0_p": {
        "direction": "I"
      },
      "rx_data_0_n": {
        "direction": "I"
      },
      "rx_data_1_p": {
        "direction": "I"
      },
      "rx_data_1_n": {
        "direction": "I"
      },
      "rx_sysref_2": {
        "direction": "I"
      },
      "rx_sync_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "rx_data_2_p": {
        "direction": "I"
      },
      "rx_data_2_n": {
        "direction": "I"
      },
      "rx_data_3_p": {
        "direction": "I"
      },
      "rx_data_3_n": {
        "direction": "I"
      },
      "axi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "axi_regs:axi_rx_bram:axi_tx_bram:axi_drp"
          },
          "CLK_DOMAIN": {
            "value": "system_sys_ps8_0_pl_clk0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "99990005",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "axi_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "sys_ps8": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.2",
        "xci_name": "system_sys_ps8_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#PCIE#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#reset_n#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.560059"
          },
          "PSU__CAN1__GRP_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__CAN1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.880127"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.997503"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.664003"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.970032"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.995003"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.850098"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990013"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990013"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.998001"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "2"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "8 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Single Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "1"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "95"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "95"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__BAR0_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR0_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR1_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR1_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR2_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR3_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR4_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR5_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x06"
          },
          "PSU__PCIE__CLASS_CODE_INTERFACE": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x4"
          },
          "PSU__PCIE__CLASS_CODE_VALUE": {
            "value": "0x60400"
          },
          "PSU__PCIE__CRS_SW_VISIBILITY": {
            "value": "1"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD021"
          },
          "PSU__PCIE__DEVICE_PORT_TYPE": {
            "value": "Root Port"
          },
          "PSU__PCIE__EROM_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__EROM_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__LANE0__IO": {
            "value": "GT Lane0"
          },
          "PSU__PCIE__LANE1__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__LANE2__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__LANE3__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__LINK_SPEED": {
            "value": "5.0 Gb/s"
          },
          "PSU__PCIE__MAXIMUM_LINK_WIDTH": {
            "value": "x1"
          },
          "PSU__PCIE__MAX_PAYLOAD_SIZE": {
            "value": "256 bytes"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_IO": {
            "value": "MIO 31"
          },
          "PSU__PCIE__REF_CLK_FREQ": {
            "value": "100"
          },
          "PSU__PCIE__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PCIE__REVISION_ID": {
            "value": "0x0"
          },
          "PSU__PCIE__SUBSYSTEM_ID": {
            "value": "0x7"
          },
          "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PCIE__VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK2_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "high"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.330"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP4__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP5__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_WP__IO": {
            "value": "MIO 44"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI0__GRP_SS0__IO": {
            "value": "EMIO"
          },
          "PSU__SPI0__GRP_SS1__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__GRP_SS1__IO": {
            "value": "EMIO"
          },
          "PSU__SPI0__GRP_SS2__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__GRP_SS2__IO": {
            "value": "EMIO"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__SPI1__GRP_SS0__IO": {
            "value": "EMIO"
          },
          "PSU__SPI1__GRP_SS1__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__GRP_SS1__IO": {
            "value": "EMIO"
          },
          "PSU__SPI1__GRP_SS2__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__GRP_SS2__IO": {
            "value": "EMIO"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 20 .. 21"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "1"
          },
          "SUBPRESET1": {
            "value": "Custom"
          }
        }
      },
      "sys_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_rstgen_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_250m_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_250m_rstgen_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_500m_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_500m_rstgen_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "spi0_csn_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_spi0_csn_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "VCC_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_VCC_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "spi1_csn_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_spi1_csn_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "axi_sysid_0": {
        "vlnv": "analog.com:user:axi_sysid:1.0",
        "xci_name": "system_axi_sysid_0_0",
        "parameters": {
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "rom_sys_0": {
        "vlnv": "analog.com:user:sysid_rom:1.0",
        "xci_name": "system_rom_sys_0_0",
        "parameters": {
          "PATH_TO_FILE": {
            "value": "c:/github/hdl/projects/adrv9009/zcu102/mem_init_sys.txt"
          },
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "axi_cpu_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "system_axi_cpu_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "17"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_tier2_xbar_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_tier2_xbar_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_tier2_xbar_2_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              }
            },
            "interface_nets": {
              "m16_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m16_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s00_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "system_s00_mmu_0"
          }
        },
        "interface_nets": {
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "m15_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "m16_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "m13_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "s00_mmu/S_AXI"
            ]
          },
          "s00_mmu_M_AXI": {
            "interface_ports": [
              "s00_mmu/M_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_cpu_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m14_couplers/M_ACLK",
              "m15_couplers/M_ACLK",
              "m16_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "s00_mmu/aclk"
            ]
          },
          "axi_cpu_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m14_couplers/M_ARESETN",
              "m15_couplers/M_ARESETN",
              "m16_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "s00_mmu/aresetn"
            ]
          }
        }
      },
      "sys_concat_intc_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_sys_concat_intc_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "sys_concat_intc_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_sys_concat_intc_1_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "axi_hp0_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp0_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_adrv9009_tx_clkgen": {
        "vlnv": "analog.com:user:axi_clkgen:1.0",
        "xci_name": "system_axi_adrv9009_tx_clkgen_0",
        "parameters": {
          "CLK0_DIV": {
            "value": "4"
          },
          "CLKIN_PERIOD": {
            "value": "4"
          },
          "ID": {
            "value": "2"
          },
          "VCO_DIV": {
            "value": "1"
          },
          "VCO_MUL": {
            "value": "4"
          }
        }
      },
      "axi_adrv9009_tx_xcvr": {
        "vlnv": "analog.com:user:axi_adxcvr:1.0",
        "xci_name": "system_axi_adrv9009_tx_xcvr_0",
        "parameters": {
          "NUM_OF_LANES": {
            "value": "4"
          },
          "OUT_CLK_SEL": {
            "value": "\"011\""
          },
          "QPLL_ENABLE": {
            "value": "1"
          },
          "SYS_CLK_SEL": {
            "value": "\"11\""
          },
          "TX_OR_RX_N": {
            "value": "1"
          }
        }
      },
      "axi_adrv9009_tx_jesd": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "tx_data": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "tx_phy0": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "tx_phy1": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "tx_phy2": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "tx_phy3": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "device_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sync": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "sysref": {
            "direction": "I"
          }
        },
        "components": {
          "tx_axi": {
            "vlnv": "analog.com:user:axi_jesd204_tx:1.0",
            "xci_name": "system_tx_axi_0",
            "parameters": {
              "NUM_LANES": {
                "value": "4"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          },
          "tx": {
            "vlnv": "analog.com:user:jesd204_tx:1.0",
            "xci_name": "system_tx_0",
            "parameters": {
              "NUM_LANES": {
                "value": "4"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "tx_tx_phy2": {
            "interface_ports": [
              "tx_phy2",
              "tx/tx_phy2"
            ]
          },
          "tx_tx_phy0": {
            "interface_ports": [
              "tx_phy0",
              "tx/tx_phy0"
            ]
          },
          "tx_tx_ilas_config": {
            "interface_ports": [
              "tx/tx_ilas_config",
              "tx_axi/tx_ilas_config"
            ]
          },
          "tx_tx_phy3": {
            "interface_ports": [
              "tx_phy3",
              "tx/tx_phy3"
            ]
          },
          "tx_axi_tx_cfg": {
            "interface_ports": [
              "tx_axi/tx_cfg",
              "tx/tx_cfg"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "tx_axi/s_axi"
            ]
          },
          "tx_axi_tx_ctrl": {
            "interface_ports": [
              "tx_axi/tx_ctrl",
              "tx/tx_ctrl"
            ]
          },
          "tx_data_1": {
            "interface_ports": [
              "tx_data",
              "tx/tx_data"
            ]
          },
          "tx_tx_status": {
            "interface_ports": [
              "tx/tx_status",
              "tx_axi/tx_status"
            ]
          },
          "tx_tx_phy1": {
            "interface_ports": [
              "tx_phy1",
              "tx/tx_phy1"
            ]
          },
          "tx_tx_event": {
            "interface_ports": [
              "tx/tx_event",
              "tx_axi/tx_event"
            ]
          }
        },
        "nets": {
          "tx_axi_core_reset": {
            "ports": [
              "tx_axi/core_reset",
              "tx/reset"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "tx_axi/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "tx_axi/s_axi_aresetn"
            ]
          },
          "tx_axi_irq": {
            "ports": [
              "tx_axi/irq",
              "irq"
            ]
          },
          "device_clk_1": {
            "ports": [
              "device_clk",
              "tx_axi/core_clk",
              "tx/clk"
            ]
          },
          "sync_1": {
            "ports": [
              "sync",
              "tx/sync"
            ]
          },
          "sysref_1": {
            "ports": [
              "sysref",
              "tx/sysref"
            ]
          }
        }
      },
      "util_adrv9009_tx_upack": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "xci_name": "system_util_adrv9009_tx_upack_0",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLES_PER_CHANNEL": {
            "value": "2"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "tx_fir_interpolator": {
        "ports": {
          "aclk": {
            "direction": "I"
          },
          "active": {
            "direction": "I"
          },
          "out_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "pulse_width": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "load_config": {
            "direction": "I"
          },
          "dac_valid_0": {
            "direction": "I"
          },
          "dac_enable_0": {
            "direction": "I"
          },
          "valid_out_0": {
            "direction": "O"
          },
          "enable_out_0": {
            "direction": "O"
          },
          "data_in_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dac_valid_1": {
            "direction": "I"
          },
          "dac_enable_1": {
            "direction": "I"
          },
          "valid_out_1": {
            "direction": "O"
          },
          "enable_out_1": {
            "direction": "O"
          },
          "data_in_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dac_valid_2": {
            "direction": "I"
          },
          "dac_enable_2": {
            "direction": "I"
          },
          "valid_out_2": {
            "direction": "O"
          },
          "enable_out_2": {
            "direction": "O"
          },
          "data_in_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dac_valid_3": {
            "direction": "I"
          },
          "dac_enable_3": {
            "direction": "I"
          },
          "valid_out_3": {
            "direction": "O"
          },
          "enable_out_3": {
            "direction": "O"
          },
          "data_in_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out_3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "cdc_sync_active": {
            "vlnv": "xilinx.com:module_ref:sync_bits:1.0",
            "xci_name": "system_cdc_sync_active_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_bits",
              "boundary_crc": "0x0"
            },
            "ports": {
              "out_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "out_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "out_resetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axi_adrv9009_tx_clkgen_0_clk_0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "in_bits": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "out_bits": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "rate_gen": {
            "vlnv": "xilinx.com:module_ref:util_pulse_gen:1.0",
            "xci_name": "system_rate_gen_0",
            "parameters": {
              "PULSE_PERIOD": {
                "value": "7"
              },
              "PULSE_WIDTH": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "util_pulse_gen",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axi_adrv9009_tx_clkgen_0_clk_0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "pulse_width": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "pulse_period": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "load_config": {
                "direction": "I"
              },
              "pulse": {
                "direction": "O"
              },
              "pulse_counter": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "fir_interpolation_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_interpolation_0_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "122.88"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "1"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Interpolation"
              },
              "Interpolation_Rate": {
                "value": "8"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "2"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "15.36"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "logic_and_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "system_logic_and_0_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "out_mux_0": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_0_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "fir_interpolation_1": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_interpolation_1_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "122.88"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "1"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Interpolation"
              },
              "Interpolation_Rate": {
                "value": "8"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "2"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "15.36"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "logic_and_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "system_logic_and_1_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "out_mux_1": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_1_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "fir_interpolation_2": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_interpolation_2_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "122.88"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "1"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Interpolation"
              },
              "Interpolation_Rate": {
                "value": "8"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "2"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "15.36"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "logic_and_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "system_logic_and_2_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "out_mux_2": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_2_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "fir_interpolation_3": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_interpolation_3_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "122.88"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "1"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Interpolation"
              },
              "Interpolation_Rate": {
                "value": "8"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "2"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "15.36"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "logic_and_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "system_logic_and_3_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "out_mux_3": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_3_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "cdc_sync_active/out_clk",
              "rate_gen/clk",
              "fir_interpolation_0/aclk",
              "fir_interpolation_1/aclk",
              "fir_interpolation_2/aclk",
              "fir_interpolation_3/aclk"
            ]
          },
          "out_resetn_1": {
            "ports": [
              "out_resetn",
              "cdc_sync_active/out_resetn"
            ]
          },
          "active_1": {
            "ports": [
              "active",
              "cdc_sync_active/in_bits"
            ]
          },
          "pulse_width_1": {
            "ports": [
              "pulse_width",
              "rate_gen/pulse_width",
              "rate_gen/pulse_period"
            ]
          },
          "load_config_1": {
            "ports": [
              "load_config",
              "rate_gen/load_config"
            ]
          },
          "cdc_sync_active_out_bits": {
            "ports": [
              "cdc_sync_active/out_bits",
              "rate_gen/rstn",
              "out_mux_0/select_path",
              "out_mux_1/select_path",
              "out_mux_2/select_path",
              "out_mux_3/select_path"
            ]
          },
          "rate_gen_pulse": {
            "ports": [
              "rate_gen/pulse",
              "logic_and_0/Op1",
              "out_mux_0/valid_in_1",
              "logic_and_1/Op1",
              "out_mux_1/valid_in_1",
              "logic_and_2/Op1",
              "out_mux_2/valid_in_1",
              "logic_and_3/Op1",
              "out_mux_3/valid_in_1"
            ]
          },
          "dac_valid_0_1": {
            "ports": [
              "dac_valid_0",
              "logic_and_0/Op2",
              "out_mux_0/valid_in_0"
            ]
          },
          "logic_and_0_Res": {
            "ports": [
              "logic_and_0/Res",
              "fir_interpolation_0/s_axis_data_tvalid"
            ]
          },
          "data_in_0_1": {
            "ports": [
              "data_in_0",
              "fir_interpolation_0/s_axis_data_tdata",
              "out_mux_0/data_in_0"
            ]
          },
          "dac_enable_0_1": {
            "ports": [
              "dac_enable_0",
              "out_mux_0/enable_in_1",
              "out_mux_0/enable_in_0"
            ]
          },
          "fir_interpolation_0_m_axis_data_tdata": {
            "ports": [
              "fir_interpolation_0/m_axis_data_tdata",
              "out_mux_0/data_in_1"
            ]
          },
          "out_mux_0_valid_out": {
            "ports": [
              "out_mux_0/valid_out",
              "valid_out_0"
            ]
          },
          "out_mux_0_enable_out": {
            "ports": [
              "out_mux_0/enable_out",
              "enable_out_0"
            ]
          },
          "out_mux_0_data_out": {
            "ports": [
              "out_mux_0/data_out",
              "data_out_0"
            ]
          },
          "dac_valid_1_1": {
            "ports": [
              "dac_valid_1",
              "logic_and_1/Op2",
              "out_mux_1/valid_in_0"
            ]
          },
          "logic_and_1_Res": {
            "ports": [
              "logic_and_1/Res",
              "fir_interpolation_1/s_axis_data_tvalid"
            ]
          },
          "data_in_1_1": {
            "ports": [
              "data_in_1",
              "fir_interpolation_1/s_axis_data_tdata",
              "out_mux_1/data_in_0"
            ]
          },
          "dac_enable_1_1": {
            "ports": [
              "dac_enable_1",
              "out_mux_1/enable_in_1",
              "out_mux_1/enable_in_0"
            ]
          },
          "fir_interpolation_1_m_axis_data_tdata": {
            "ports": [
              "fir_interpolation_1/m_axis_data_tdata",
              "out_mux_1/data_in_1"
            ]
          },
          "out_mux_1_valid_out": {
            "ports": [
              "out_mux_1/valid_out",
              "valid_out_1"
            ]
          },
          "out_mux_1_enable_out": {
            "ports": [
              "out_mux_1/enable_out",
              "enable_out_1"
            ]
          },
          "out_mux_1_data_out": {
            "ports": [
              "out_mux_1/data_out",
              "data_out_1"
            ]
          },
          "dac_valid_2_1": {
            "ports": [
              "dac_valid_2",
              "logic_and_2/Op2",
              "out_mux_2/valid_in_0"
            ]
          },
          "logic_and_2_Res": {
            "ports": [
              "logic_and_2/Res",
              "fir_interpolation_2/s_axis_data_tvalid"
            ]
          },
          "data_in_2_1": {
            "ports": [
              "data_in_2",
              "fir_interpolation_2/s_axis_data_tdata",
              "out_mux_2/data_in_0"
            ]
          },
          "dac_enable_2_1": {
            "ports": [
              "dac_enable_2",
              "out_mux_2/enable_in_1",
              "out_mux_2/enable_in_0"
            ]
          },
          "fir_interpolation_2_m_axis_data_tdata": {
            "ports": [
              "fir_interpolation_2/m_axis_data_tdata",
              "out_mux_2/data_in_1"
            ]
          },
          "out_mux_2_valid_out": {
            "ports": [
              "out_mux_2/valid_out",
              "valid_out_2"
            ]
          },
          "out_mux_2_enable_out": {
            "ports": [
              "out_mux_2/enable_out",
              "enable_out_2"
            ]
          },
          "out_mux_2_data_out": {
            "ports": [
              "out_mux_2/data_out",
              "data_out_2"
            ]
          },
          "dac_valid_3_1": {
            "ports": [
              "dac_valid_3",
              "logic_and_3/Op2",
              "out_mux_3/valid_in_0"
            ]
          },
          "logic_and_3_Res": {
            "ports": [
              "logic_and_3/Res",
              "fir_interpolation_3/s_axis_data_tvalid"
            ]
          },
          "data_in_3_1": {
            "ports": [
              "data_in_3",
              "fir_interpolation_3/s_axis_data_tdata",
              "out_mux_3/data_in_0"
            ]
          },
          "dac_enable_3_1": {
            "ports": [
              "dac_enable_3",
              "out_mux_3/enable_in_1",
              "out_mux_3/enable_in_0"
            ]
          },
          "fir_interpolation_3_m_axis_data_tdata": {
            "ports": [
              "fir_interpolation_3/m_axis_data_tdata",
              "out_mux_3/data_in_1"
            ]
          },
          "out_mux_3_valid_out": {
            "ports": [
              "out_mux_3/valid_out",
              "valid_out_3"
            ]
          },
          "out_mux_3_enable_out": {
            "ports": [
              "out_mux_3/enable_out",
              "enable_out_3"
            ]
          },
          "out_mux_3_data_out": {
            "ports": [
              "out_mux_3/data_out",
              "data_out_3"
            ]
          }
        }
      },
      "GND_32": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_32_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "tx_adrv9009_tpl_core": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "link": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "dac_dunf": {
            "direction": "I"
          },
          "dac_enable_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dac_enable_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dac_enable_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dac_enable_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_valid_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dac_data_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "tpl_core": {
            "vlnv": "analog.com:user:ad_ip_jesd204_tpl_dac:1.0",
            "xci_name": "system_tpl_core_0",
            "parameters": {
              "BITS_PER_SAMPLE": {
                "value": "16"
              },
              "CONVERTER_RESOLUTION": {
                "value": "16"
              },
              "NUM_CHANNELS": {
                "value": "4"
              },
              "NUM_LANES": {
                "value": "4"
              },
              "OCTETS_PER_BEAT": {
                "value": "4"
              },
              "SAMPLES_PER_FRAME": {
                "value": "1"
              }
            }
          },
          "data_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_data_concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "enable_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "enable_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "enable_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_2_0",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_2_0",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "enable_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_3_0",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_3_0",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "tpl_core/s_axi"
            ]
          },
          "tpl_core_link": {
            "interface_ports": [
              "link",
              "tpl_core/link"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "tpl_core/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "tpl_core/s_axi_aresetn"
            ]
          },
          "link_clk_1": {
            "ports": [
              "link_clk",
              "tpl_core/link_clk"
            ]
          },
          "tpl_core_enable": {
            "ports": [
              "tpl_core/enable",
              "enable_slice_0/Din",
              "enable_slice_1/Din",
              "enable_slice_2/Din",
              "enable_slice_3/Din"
            ]
          },
          "tpl_core_dac_valid": {
            "ports": [
              "tpl_core/dac_valid",
              "valid_slice_0/Din",
              "valid_slice_1/Din",
              "valid_slice_2/Din",
              "valid_slice_3/Din"
            ]
          },
          "enable_slice_0_Dout": {
            "ports": [
              "enable_slice_0/Dout",
              "dac_enable_0"
            ]
          },
          "valid_slice_0_Dout": {
            "ports": [
              "valid_slice_0/Dout",
              "dac_valid_0"
            ]
          },
          "dac_data_0_1": {
            "ports": [
              "dac_data_0",
              "data_concat/In0"
            ]
          },
          "enable_slice_1_Dout": {
            "ports": [
              "enable_slice_1/Dout",
              "dac_enable_1"
            ]
          },
          "valid_slice_1_Dout": {
            "ports": [
              "valid_slice_1/Dout",
              "dac_valid_1"
            ]
          },
          "dac_data_1_1": {
            "ports": [
              "dac_data_1",
              "data_concat/In1"
            ]
          },
          "enable_slice_2_Dout": {
            "ports": [
              "enable_slice_2/Dout",
              "dac_enable_2"
            ]
          },
          "valid_slice_2_Dout": {
            "ports": [
              "valid_slice_2/Dout",
              "dac_valid_2"
            ]
          },
          "dac_data_2_1": {
            "ports": [
              "dac_data_2",
              "data_concat/In2"
            ]
          },
          "enable_slice_3_Dout": {
            "ports": [
              "enable_slice_3/Dout",
              "dac_enable_3"
            ]
          },
          "valid_slice_3_Dout": {
            "ports": [
              "valid_slice_3/Dout",
              "dac_valid_3"
            ]
          },
          "dac_data_3_1": {
            "ports": [
              "dac_data_3",
              "data_concat/In3"
            ]
          },
          "data_concat_dout": {
            "ports": [
              "data_concat/dout",
              "tpl_core/dac_ddata"
            ]
          },
          "dac_dunf_1": {
            "ports": [
              "dac_dunf",
              "tpl_core/dac_dunf"
            ]
          }
        }
      },
      "axi_adrv9009_tx_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_adrv9009_tx_dma_0",
        "parameters": {
          "ASYNC_CLK_DEST_REQ": {
            "value": "true"
          },
          "ASYNC_CLK_REQ_SRC": {
            "value": "true"
          },
          "ASYNC_CLK_SRC_DEST": {
            "value": "true"
          },
          "AXI_SLICE_DEST": {
            "value": "true"
          },
          "AXI_SLICE_SRC": {
            "value": "true"
          },
          "CYCLIC": {
            "value": "true"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "128"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "128"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          },
          "FIFO_SIZE": {
            "value": "32"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "256"
          }
        }
      },
      "axi_adrv9009_dacfifo": {
        "vlnv": "analog.com:user:util_dacfifo:1.0",
        "xci_name": "system_axi_adrv9009_dacfifo_0",
        "parameters": {
          "ADDRESS_WIDTH": {
            "value": "17"
          },
          "DATA_WIDTH": {
            "value": "128"
          }
        }
      },
      "axi_adrv9009_rx_clkgen": {
        "vlnv": "analog.com:user:axi_clkgen:1.0",
        "xci_name": "system_axi_adrv9009_rx_clkgen_0",
        "parameters": {
          "CLK0_DIV": {
            "value": "4"
          },
          "CLKIN_PERIOD": {
            "value": "4"
          },
          "ID": {
            "value": "2"
          },
          "VCO_DIV": {
            "value": "1"
          },
          "VCO_MUL": {
            "value": "4"
          }
        }
      },
      "axi_adrv9009_rx_xcvr": {
        "vlnv": "analog.com:user:axi_adxcvr:1.0",
        "xci_name": "system_axi_adrv9009_rx_xcvr_0",
        "parameters": {
          "NUM_OF_LANES": {
            "value": "2"
          },
          "OUT_CLK_SEL": {
            "value": "\"011\""
          },
          "QPLL_ENABLE": {
            "value": "0"
          },
          "SYS_CLK_SEL": {
            "value": "00"
          },
          "TX_OR_RX_N": {
            "value": "0"
          }
        }
      },
      "axi_adrv9009_rx_jesd": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "rx_phy0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
          },
          "rx_phy1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "device_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sync": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sysref": {
            "direction": "I"
          },
          "phy_en_char_align": {
            "direction": "O"
          },
          "rx_eof": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_sof": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_data_tvalid": {
            "direction": "O"
          },
          "rx_data_tdata": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        },
        "components": {
          "rx_axi": {
            "vlnv": "analog.com:user:axi_jesd204_rx:1.0",
            "xci_name": "system_rx_axi_0",
            "parameters": {
              "NUM_LANES": {
                "value": "2"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          },
          "rx": {
            "vlnv": "analog.com:user:jesd204_rx:1.0",
            "xci_name": "system_rx_0",
            "parameters": {
              "NUM_LANES": {
                "value": "2"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "rx_phy0_1": {
            "interface_ports": [
              "rx_phy0",
              "rx/rx_phy0"
            ]
          },
          "rx_rx_ilas_config": {
            "interface_ports": [
              "rx/rx_ilas_config",
              "rx_axi/rx_ilas_config"
            ]
          },
          "rx_rx_status": {
            "interface_ports": [
              "rx/rx_status",
              "rx_axi/rx_status"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "rx_axi/s_axi"
            ]
          },
          "rx_rx_event": {
            "interface_ports": [
              "rx/rx_event",
              "rx_axi/rx_event"
            ]
          },
          "rx_axi_rx_cfg": {
            "interface_ports": [
              "rx_axi/rx_cfg",
              "rx/rx_cfg"
            ]
          },
          "rx_phy1_1": {
            "interface_ports": [
              "rx_phy1",
              "rx/rx_phy1"
            ]
          }
        },
        "nets": {
          "rx_axi_core_reset": {
            "ports": [
              "rx_axi/core_reset",
              "rx/reset"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "rx_axi/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "rx_axi/s_axi_aresetn"
            ]
          },
          "rx_axi_irq": {
            "ports": [
              "rx_axi/irq",
              "irq"
            ]
          },
          "device_clk_1": {
            "ports": [
              "device_clk",
              "rx_axi/core_clk",
              "rx/clk"
            ]
          },
          "rx_sync": {
            "ports": [
              "rx/sync",
              "sync"
            ]
          },
          "sysref_1": {
            "ports": [
              "sysref",
              "rx/sysref"
            ]
          },
          "rx_phy_en_char_align": {
            "ports": [
              "rx/phy_en_char_align",
              "phy_en_char_align"
            ]
          },
          "rx_rx_data": {
            "ports": [
              "rx/rx_data",
              "rx_data_tdata"
            ]
          },
          "rx_rx_valid": {
            "ports": [
              "rx/rx_valid",
              "rx_data_tvalid"
            ]
          },
          "rx_rx_eof": {
            "ports": [
              "rx/rx_eof",
              "rx_eof"
            ]
          },
          "rx_rx_sof": {
            "ports": [
              "rx/rx_sof",
              "rx_sof"
            ]
          }
        }
      },
      "util_adrv9009_rx_cpack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "xci_name": "system_util_adrv9009_rx_cpack_0",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLES_PER_CHANNEL": {
            "value": "1"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "rx_adrv9009_tpl_core": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "link_sof": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_valid": {
            "direction": "I"
          },
          "link_data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "adc_dovf": {
            "direction": "I"
          },
          "adc_enable_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "tpl_core": {
            "vlnv": "analog.com:user:ad_ip_jesd204_tpl_adc:1.0",
            "xci_name": "system_tpl_core_1",
            "parameters": {
              "BITS_PER_SAMPLE": {
                "value": "16"
              },
              "CONVERTER_RESOLUTION": {
                "value": "16"
              },
              "NUM_CHANNELS": {
                "value": "4"
              },
              "NUM_LANES": {
                "value": "2"
              },
              "OCTETS_PER_BEAT": {
                "value": "4"
              },
              "SAMPLES_PER_FRAME": {
                "value": "1"
              }
            }
          },
          "data_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "64"
              }
            }
          },
          "enable_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "data_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "64"
              }
            }
          },
          "enable_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_1_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_1_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "data_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_2_0",
            "parameters": {
              "DIN_FROM": {
                "value": "47"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "64"
              }
            }
          },
          "enable_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_2_1",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_2_1",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "data_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_3_0",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "48"
              },
              "DIN_WIDTH": {
                "value": "64"
              }
            }
          },
          "enable_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_3_1",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_3_1",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "tpl_core/s_axi"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "tpl_core/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "tpl_core/s_axi_aresetn"
            ]
          },
          "link_clk_1": {
            "ports": [
              "link_clk",
              "tpl_core/link_clk"
            ]
          },
          "link_sof_1": {
            "ports": [
              "link_sof",
              "tpl_core/link_sof"
            ]
          },
          "link_data_1": {
            "ports": [
              "link_data",
              "tpl_core/link_data"
            ]
          },
          "link_valid_1": {
            "ports": [
              "link_valid",
              "tpl_core/link_valid"
            ]
          },
          "tpl_core_adc_data": {
            "ports": [
              "tpl_core/adc_data",
              "data_slice_0/Din",
              "data_slice_1/Din",
              "data_slice_2/Din",
              "data_slice_3/Din"
            ]
          },
          "tpl_core_enable": {
            "ports": [
              "tpl_core/enable",
              "enable_slice_0/Din",
              "enable_slice_1/Din",
              "enable_slice_2/Din",
              "enable_slice_3/Din"
            ]
          },
          "tpl_core_adc_valid": {
            "ports": [
              "tpl_core/adc_valid",
              "valid_slice_0/Din",
              "valid_slice_1/Din",
              "valid_slice_2/Din",
              "valid_slice_3/Din"
            ]
          },
          "data_slice_0_Dout": {
            "ports": [
              "data_slice_0/Dout",
              "adc_data_0"
            ]
          },
          "enable_slice_0_Dout": {
            "ports": [
              "enable_slice_0/Dout",
              "adc_enable_0"
            ]
          },
          "valid_slice_0_Dout": {
            "ports": [
              "valid_slice_0/Dout",
              "adc_valid_0"
            ]
          },
          "data_slice_1_Dout": {
            "ports": [
              "data_slice_1/Dout",
              "adc_data_1"
            ]
          },
          "enable_slice_1_Dout": {
            "ports": [
              "enable_slice_1/Dout",
              "adc_enable_1"
            ]
          },
          "valid_slice_1_Dout": {
            "ports": [
              "valid_slice_1/Dout",
              "adc_valid_1"
            ]
          },
          "data_slice_2_Dout": {
            "ports": [
              "data_slice_2/Dout",
              "adc_data_2"
            ]
          },
          "enable_slice_2_Dout": {
            "ports": [
              "enable_slice_2/Dout",
              "adc_enable_2"
            ]
          },
          "valid_slice_2_Dout": {
            "ports": [
              "valid_slice_2/Dout",
              "adc_valid_2"
            ]
          },
          "data_slice_3_Dout": {
            "ports": [
              "data_slice_3/Dout",
              "adc_data_3"
            ]
          },
          "enable_slice_3_Dout": {
            "ports": [
              "enable_slice_3/Dout",
              "adc_enable_3"
            ]
          },
          "valid_slice_3_Dout": {
            "ports": [
              "valid_slice_3/Dout",
              "adc_valid_3"
            ]
          },
          "adc_dovf_1": {
            "ports": [
              "adc_dovf",
              "tpl_core/adc_dovf"
            ]
          }
        }
      },
      "rx_fir_decimator": {
        "ports": {
          "aclk": {
            "direction": "I"
          },
          "active": {
            "direction": "I"
          },
          "out_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "valid_in_0": {
            "direction": "I"
          },
          "enable_in_0": {
            "direction": "I"
          },
          "valid_out_0": {
            "direction": "O"
          },
          "enable_out_0": {
            "direction": "O"
          },
          "data_in_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out_0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "valid_in_1": {
            "direction": "I"
          },
          "enable_in_1": {
            "direction": "I"
          },
          "valid_out_1": {
            "direction": "O"
          },
          "enable_out_1": {
            "direction": "O"
          },
          "data_in_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "valid_in_2": {
            "direction": "I"
          },
          "enable_in_2": {
            "direction": "I"
          },
          "valid_out_2": {
            "direction": "O"
          },
          "enable_out_2": {
            "direction": "O"
          },
          "data_in_2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out_2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "valid_in_3": {
            "direction": "I"
          },
          "enable_in_3": {
            "direction": "I"
          },
          "valid_out_3": {
            "direction": "O"
          },
          "enable_out_3": {
            "direction": "O"
          },
          "data_in_3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out_3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "cdc_sync_active": {
            "vlnv": "xilinx.com:module_ref:sync_bits:1.0",
            "xci_name": "system_cdc_sync_active_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_bits",
              "boundary_crc": "0x0"
            },
            "ports": {
              "out_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "out_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "out_resetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axi_adrv9009_rx_clkgen_0_clk_0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "in_bits": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "out_bits": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "fir_decimation_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_decimation_0_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "122.88"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "8"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "122.88"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "out_mux_0": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_0_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "16"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "fir_decimation_1": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_decimation_1_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "122.88"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "8"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "122.88"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "out_mux_1": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_1_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "16"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "fir_decimation_2": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_decimation_2_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "122.88"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "8"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "122.88"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "out_mux_2": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_2_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "16"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "fir_decimation_3": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_decimation_3_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "122.88"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/hdl/library/util_fir_int/coefile_int.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "9"
              },
              "Data_Fractional_Bits": {
                "value": "15"
              },
              "Decimation_Rate": {
                "value": "8"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Symmetric_Rounding_to_Zero"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "122.88"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "out_mux_3": {
            "vlnv": "xilinx.com:module_ref:ad_bus_mux:1.0",
            "xci_name": "system_out_mux_3_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "16"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_bus_mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "select_path": {
                "direction": "I"
              },
              "valid_in_0": {
                "direction": "I"
              },
              "enable_in_0": {
                "direction": "I"
              },
              "data_in_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_in_1": {
                "direction": "I"
              },
              "enable_in_1": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "valid_out": {
                "direction": "O"
              },
              "enable_out": {
                "direction": "O"
              },
              "data_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "cdc_sync_active/out_clk",
              "fir_decimation_0/aclk",
              "fir_decimation_1/aclk",
              "fir_decimation_2/aclk",
              "fir_decimation_3/aclk"
            ]
          },
          "out_resetn_1": {
            "ports": [
              "out_resetn",
              "cdc_sync_active/out_resetn"
            ]
          },
          "active_1": {
            "ports": [
              "active",
              "cdc_sync_active/in_bits"
            ]
          },
          "valid_in_0_1": {
            "ports": [
              "valid_in_0",
              "out_mux_0/valid_in_0",
              "fir_decimation_0/s_axis_data_tvalid"
            ]
          },
          "enable_in_0_1": {
            "ports": [
              "enable_in_0",
              "out_mux_0/enable_in_0",
              "out_mux_0/enable_in_1"
            ]
          },
          "data_in_0_1": {
            "ports": [
              "data_in_0",
              "out_mux_0/data_in_0",
              "fir_decimation_0/s_axis_data_tdata"
            ]
          },
          "fir_decimation_0_m_axis_data_tvalid": {
            "ports": [
              "fir_decimation_0/m_axis_data_tvalid",
              "out_mux_0/valid_in_1"
            ]
          },
          "fir_decimation_0_m_axis_data_tdata": {
            "ports": [
              "fir_decimation_0/m_axis_data_tdata",
              "out_mux_0/data_in_1"
            ]
          },
          "out_mux_0_valid_out": {
            "ports": [
              "out_mux_0/valid_out",
              "valid_out_0"
            ]
          },
          "out_mux_0_enable_out": {
            "ports": [
              "out_mux_0/enable_out",
              "enable_out_0"
            ]
          },
          "out_mux_0_data_out": {
            "ports": [
              "out_mux_0/data_out",
              "data_out_0"
            ]
          },
          "cdc_sync_active_out_bits": {
            "ports": [
              "cdc_sync_active/out_bits",
              "out_mux_0/select_path",
              "out_mux_1/select_path",
              "out_mux_2/select_path",
              "out_mux_3/select_path"
            ]
          },
          "valid_in_1_1": {
            "ports": [
              "valid_in_1",
              "out_mux_1/valid_in_0",
              "fir_decimation_1/s_axis_data_tvalid"
            ]
          },
          "enable_in_1_1": {
            "ports": [
              "enable_in_1",
              "out_mux_1/enable_in_0",
              "out_mux_1/enable_in_1"
            ]
          },
          "data_in_1_1": {
            "ports": [
              "data_in_1",
              "out_mux_1/data_in_0",
              "fir_decimation_1/s_axis_data_tdata"
            ]
          },
          "fir_decimation_1_m_axis_data_tvalid": {
            "ports": [
              "fir_decimation_1/m_axis_data_tvalid",
              "out_mux_1/valid_in_1"
            ]
          },
          "fir_decimation_1_m_axis_data_tdata": {
            "ports": [
              "fir_decimation_1/m_axis_data_tdata",
              "out_mux_1/data_in_1"
            ]
          },
          "out_mux_1_valid_out": {
            "ports": [
              "out_mux_1/valid_out",
              "valid_out_1"
            ]
          },
          "out_mux_1_enable_out": {
            "ports": [
              "out_mux_1/enable_out",
              "enable_out_1"
            ]
          },
          "out_mux_1_data_out": {
            "ports": [
              "out_mux_1/data_out",
              "data_out_1"
            ]
          },
          "valid_in_2_1": {
            "ports": [
              "valid_in_2",
              "out_mux_2/valid_in_0",
              "fir_decimation_2/s_axis_data_tvalid"
            ]
          },
          "enable_in_2_1": {
            "ports": [
              "enable_in_2",
              "out_mux_2/enable_in_0",
              "out_mux_2/enable_in_1"
            ]
          },
          "data_in_2_1": {
            "ports": [
              "data_in_2",
              "out_mux_2/data_in_0",
              "fir_decimation_2/s_axis_data_tdata"
            ]
          },
          "fir_decimation_2_m_axis_data_tvalid": {
            "ports": [
              "fir_decimation_2/m_axis_data_tvalid",
              "out_mux_2/valid_in_1"
            ]
          },
          "fir_decimation_2_m_axis_data_tdata": {
            "ports": [
              "fir_decimation_2/m_axis_data_tdata",
              "out_mux_2/data_in_1"
            ]
          },
          "out_mux_2_valid_out": {
            "ports": [
              "out_mux_2/valid_out",
              "valid_out_2"
            ]
          },
          "out_mux_2_enable_out": {
            "ports": [
              "out_mux_2/enable_out",
              "enable_out_2"
            ]
          },
          "out_mux_2_data_out": {
            "ports": [
              "out_mux_2/data_out",
              "data_out_2"
            ]
          },
          "valid_in_3_1": {
            "ports": [
              "valid_in_3",
              "out_mux_3/valid_in_0",
              "fir_decimation_3/s_axis_data_tvalid"
            ]
          },
          "enable_in_3_1": {
            "ports": [
              "enable_in_3",
              "out_mux_3/enable_in_0",
              "out_mux_3/enable_in_1"
            ]
          },
          "data_in_3_1": {
            "ports": [
              "data_in_3",
              "out_mux_3/data_in_0",
              "fir_decimation_3/s_axis_data_tdata"
            ]
          },
          "fir_decimation_3_m_axis_data_tvalid": {
            "ports": [
              "fir_decimation_3/m_axis_data_tvalid",
              "out_mux_3/valid_in_1"
            ]
          },
          "fir_decimation_3_m_axis_data_tdata": {
            "ports": [
              "fir_decimation_3/m_axis_data_tdata",
              "out_mux_3/data_in_1"
            ]
          },
          "out_mux_3_valid_out": {
            "ports": [
              "out_mux_3/valid_out",
              "valid_out_3"
            ]
          },
          "out_mux_3_enable_out": {
            "ports": [
              "out_mux_3/enable_out",
              "enable_out_3"
            ]
          },
          "out_mux_3_data_out": {
            "ports": [
              "out_mux_3/data_out",
              "data_out_3"
            ]
          }
        }
      },
      "axi_adrv9009_rx_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_adrv9009_rx_dma_0",
        "parameters": {
          "ASYNC_CLK_DEST_REQ": {
            "value": "true"
          },
          "ASYNC_CLK_REQ_SRC": {
            "value": "true"
          },
          "ASYNC_CLK_SRC_DEST": {
            "value": "true"
          },
          "AXI_SLICE_DEST": {
            "value": "true"
          },
          "AXI_SLICE_SRC": {
            "value": "true"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "128"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "2"
          },
          "FIFO_SIZE": {
            "value": "32"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "256"
          },
          "SYNC_TRANSFER_START": {
            "value": "true"
          }
        }
      },
      "axi_adrv9009_rx_os_clkgen": {
        "vlnv": "analog.com:user:axi_clkgen:1.0",
        "xci_name": "system_axi_adrv9009_rx_os_clkgen_0",
        "parameters": {
          "CLK0_DIV": {
            "value": "4"
          },
          "CLKIN_PERIOD": {
            "value": "4"
          },
          "ID": {
            "value": "2"
          },
          "VCO_DIV": {
            "value": "1"
          },
          "VCO_MUL": {
            "value": "4"
          }
        }
      },
      "axi_adrv9009_rx_os_xcvr": {
        "vlnv": "analog.com:user:axi_adxcvr:1.0",
        "xci_name": "system_axi_adrv9009_rx_os_xcvr_0",
        "parameters": {
          "NUM_OF_LANES": {
            "value": "2"
          },
          "OUT_CLK_SEL": {
            "value": "\"011\""
          },
          "QPLL_ENABLE": {
            "value": "0"
          },
          "SYS_CLK_SEL": {
            "value": "00"
          },
          "TX_OR_RX_N": {
            "value": "0"
          }
        }
      },
      "axi_adrv9009_rx_os_jesd": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "rx_phy0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
          },
          "rx_phy1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "device_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sync": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sysref": {
            "direction": "I"
          },
          "phy_en_char_align": {
            "direction": "O"
          },
          "rx_eof": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_sof": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_data_tvalid": {
            "direction": "O"
          },
          "rx_data_tdata": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        },
        "components": {
          "rx_axi": {
            "vlnv": "analog.com:user:axi_jesd204_rx:1.0",
            "xci_name": "system_rx_axi_1",
            "parameters": {
              "NUM_LANES": {
                "value": "2"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          },
          "rx": {
            "vlnv": "analog.com:user:jesd204_rx:1.0",
            "xci_name": "system_rx_1",
            "parameters": {
              "NUM_LANES": {
                "value": "2"
              },
              "NUM_LINKS": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "rx_axi/s_axi"
            ]
          },
          "rx_rx_event": {
            "interface_ports": [
              "rx/rx_event",
              "rx_axi/rx_event"
            ]
          },
          "rx_phy0_1": {
            "interface_ports": [
              "rx_phy0",
              "rx/rx_phy0"
            ]
          },
          "rx_phy1_1": {
            "interface_ports": [
              "rx_phy1",
              "rx/rx_phy1"
            ]
          },
          "rx_axi_rx_cfg": {
            "interface_ports": [
              "rx_axi/rx_cfg",
              "rx/rx_cfg"
            ]
          },
          "rx_rx_status": {
            "interface_ports": [
              "rx/rx_status",
              "rx_axi/rx_status"
            ]
          },
          "rx_rx_ilas_config": {
            "interface_ports": [
              "rx/rx_ilas_config",
              "rx_axi/rx_ilas_config"
            ]
          }
        },
        "nets": {
          "rx_axi_core_reset": {
            "ports": [
              "rx_axi/core_reset",
              "rx/reset"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "rx_axi/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "rx_axi/s_axi_aresetn"
            ]
          },
          "rx_axi_irq": {
            "ports": [
              "rx_axi/irq",
              "irq"
            ]
          },
          "device_clk_1": {
            "ports": [
              "device_clk",
              "rx_axi/core_clk",
              "rx/clk"
            ]
          },
          "rx_sync": {
            "ports": [
              "rx/sync",
              "sync"
            ]
          },
          "sysref_1": {
            "ports": [
              "sysref",
              "rx/sysref"
            ]
          },
          "rx_phy_en_char_align": {
            "ports": [
              "rx/phy_en_char_align",
              "phy_en_char_align"
            ]
          },
          "rx_rx_data": {
            "ports": [
              "rx/rx_data",
              "rx_data_tdata"
            ]
          },
          "rx_rx_valid": {
            "ports": [
              "rx/rx_valid",
              "rx_data_tvalid"
            ]
          },
          "rx_rx_eof": {
            "ports": [
              "rx/rx_eof",
              "rx_eof"
            ]
          },
          "rx_rx_sof": {
            "ports": [
              "rx/rx_sof",
              "rx_sof"
            ]
          }
        }
      },
      "util_adrv9009_rx_os_cpack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "xci_name": "system_util_adrv9009_rx_os_cpack_0",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLES_PER_CHANNEL": {
            "value": "1"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "rx_os_adrv9009_tpl_core": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "link_clk": {
            "type": "clk",
            "direction": "I"
          },
          "link_sof": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_valid": {
            "direction": "I"
          },
          "link_data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "adc_dovf": {
            "direction": "I"
          },
          "adc_enable_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_enable_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_data_3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "tpl_core": {
            "vlnv": "analog.com:user:ad_ip_jesd204_tpl_adc:1.0",
            "xci_name": "system_tpl_core_2",
            "parameters": {
              "BITS_PER_SAMPLE": {
                "value": "16"
              },
              "CONVERTER_RESOLUTION": {
                "value": "16"
              },
              "NUM_CHANNELS": {
                "value": "4"
              },
              "NUM_LANES": {
                "value": "2"
              },
              "OCTETS_PER_BEAT": {
                "value": "4"
              },
              "SAMPLES_PER_FRAME": {
                "value": "1"
              }
            }
          },
          "data_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "64"
              }
            }
          },
          "enable_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_0_2",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_0_2",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "data_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_1_1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "64"
              }
            }
          },
          "enable_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_1_2",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_1_2",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "data_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_2_1",
            "parameters": {
              "DIN_FROM": {
                "value": "47"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "64"
              }
            }
          },
          "enable_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_2_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_2_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "data_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_data_slice_3_1",
            "parameters": {
              "DIN_FROM": {
                "value": "63"
              },
              "DIN_TO": {
                "value": "48"
              },
              "DIN_WIDTH": {
                "value": "64"
              }
            }
          },
          "enable_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_enable_slice_3_2",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "valid_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_valid_slice_3_2",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "tpl_core/s_axi"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "tpl_core/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "tpl_core/s_axi_aresetn"
            ]
          },
          "link_clk_1": {
            "ports": [
              "link_clk",
              "tpl_core/link_clk"
            ]
          },
          "link_sof_1": {
            "ports": [
              "link_sof",
              "tpl_core/link_sof"
            ]
          },
          "link_data_1": {
            "ports": [
              "link_data",
              "tpl_core/link_data"
            ]
          },
          "link_valid_1": {
            "ports": [
              "link_valid",
              "tpl_core/link_valid"
            ]
          },
          "tpl_core_adc_data": {
            "ports": [
              "tpl_core/adc_data",
              "data_slice_0/Din",
              "data_slice_1/Din",
              "data_slice_2/Din",
              "data_slice_3/Din"
            ]
          },
          "tpl_core_enable": {
            "ports": [
              "tpl_core/enable",
              "enable_slice_0/Din",
              "enable_slice_1/Din",
              "enable_slice_2/Din",
              "enable_slice_3/Din"
            ]
          },
          "tpl_core_adc_valid": {
            "ports": [
              "tpl_core/adc_valid",
              "valid_slice_0/Din",
              "valid_slice_1/Din",
              "valid_slice_2/Din",
              "valid_slice_3/Din"
            ]
          },
          "data_slice_0_Dout": {
            "ports": [
              "data_slice_0/Dout",
              "adc_data_0"
            ]
          },
          "enable_slice_0_Dout": {
            "ports": [
              "enable_slice_0/Dout",
              "adc_enable_0"
            ]
          },
          "valid_slice_0_Dout": {
            "ports": [
              "valid_slice_0/Dout",
              "adc_valid_0"
            ]
          },
          "data_slice_1_Dout": {
            "ports": [
              "data_slice_1/Dout",
              "adc_data_1"
            ]
          },
          "enable_slice_1_Dout": {
            "ports": [
              "enable_slice_1/Dout",
              "adc_enable_1"
            ]
          },
          "valid_slice_1_Dout": {
            "ports": [
              "valid_slice_1/Dout",
              "adc_valid_1"
            ]
          },
          "data_slice_2_Dout": {
            "ports": [
              "data_slice_2/Dout",
              "adc_data_2"
            ]
          },
          "enable_slice_2_Dout": {
            "ports": [
              "enable_slice_2/Dout",
              "adc_enable_2"
            ]
          },
          "valid_slice_2_Dout": {
            "ports": [
              "valid_slice_2/Dout",
              "adc_valid_2"
            ]
          },
          "data_slice_3_Dout": {
            "ports": [
              "data_slice_3/Dout",
              "adc_data_3"
            ]
          },
          "enable_slice_3_Dout": {
            "ports": [
              "enable_slice_3/Dout",
              "adc_enable_3"
            ]
          },
          "valid_slice_3_Dout": {
            "ports": [
              "valid_slice_3/Dout",
              "adc_valid_3"
            ]
          },
          "adc_dovf_1": {
            "ports": [
              "adc_dovf",
              "tpl_core/adc_dovf"
            ]
          }
        }
      },
      "axi_adrv9009_rx_os_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_adrv9009_rx_os_dma_0",
        "parameters": {
          "ASYNC_CLK_DEST_REQ": {
            "value": "true"
          },
          "ASYNC_CLK_REQ_SRC": {
            "value": "true"
          },
          "ASYNC_CLK_SRC_DEST": {
            "value": "true"
          },
          "AXI_SLICE_DEST": {
            "value": "true"
          },
          "AXI_SLICE_SRC": {
            "value": "true"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "128"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "2"
          },
          "FIFO_SIZE": {
            "value": "32"
          },
          "MAX_BYTES_PER_BURST": {
            "value": "256"
          },
          "SYNC_TRANSFER_START": {
            "value": "true"
          }
        }
      },
      "util_adrv9009_xcvr": {
        "vlnv": "analog.com:user:util_adxcvr:1.0",
        "xci_name": "system_util_adrv9009_xcvr_0",
        "parameters": {
          "CPLL_FBDIV": {
            "value": "4"
          },
          "CPLL_FBDIV_4_5": {
            "value": "5"
          },
          "QPLL_FBDIV": {
            "value": "\"0001010000\""
          },
          "QPLL_REFCLK_DIV": {
            "value": "1"
          },
          "RX_CDR_CFG": {
            "value": "0x0b000023ff10400020"
          },
          "RX_CLK25_DIV": {
            "value": "10"
          },
          "RX_NUM_OF_LANES": {
            "value": "4"
          },
          "RX_PMA_CFG": {
            "value": "0x001E7080"
          },
          "TX_CLK25_DIV": {
            "value": "10"
          },
          "TX_NUM_OF_LANES": {
            "value": "4"
          },
          "TX_OUT_DIV": {
            "value": "1"
          }
        }
      },
      "adrv9009_tx_device_clk_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_adrv9009_tx_device_clk_rstgen_0"
      },
      "adrv9009_rx_device_clk_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_adrv9009_rx_device_clk_rstgen_0"
      },
      "adrv9009_rx_os_device_clk_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_adrv9009_rx_os_device_clk_rstgen_0"
      },
      "logic_or": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_logic_or_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_hp1_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp1_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_hp2_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp2_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_hp3_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp3_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "system_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "system_s01_mmu_0"
          }
        },
        "interface_nets": {
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "s01_mmu/S_AXI"
            ]
          },
          "s01_mmu_M_AXI": {
            "interface_ports": [
              "s01_mmu/M_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "s01_mmu/aclk"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "s01_mmu/aresetn"
            ]
          }
        }
      },
      "jtag_axi_0": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "xci_name": "system_jtag_axi_0_0"
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_drp",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "jtag_axi_0_M_AXI": {
        "interface_ports": [
          "jtag_axi_0/M_AXI",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "axi_adrv9009_tx_jesd_tx_phy2": {
        "interface_ports": [
          "util_adrv9009_xcvr/tx_2",
          "axi_adrv9009_tx_jesd/tx_phy2"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_cpu_interconnect/S00_AXI",
          "sys_ps8/M_AXI_HPM0_LPD"
        ]
      },
      "axi_adrv9009_tx_xcvr_up_ch_1": {
        "interface_ports": [
          "axi_adrv9009_tx_xcvr/up_ch_1",
          "util_adrv9009_xcvr/up_tx_3"
        ]
      },
      "axi_cpu_interconnect_M05_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M05_AXI",
          "axi_adrv9009_tx_clkgen/s_axi"
        ]
      },
      "axi_adrv9009_tx_xcvr_up_cm_0": {
        "interface_ports": [
          "axi_adrv9009_tx_xcvr/up_cm_0",
          "util_adrv9009_xcvr/up_cm_0"
        ]
      },
      "axi_cpu_interconnect_M15_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M15_AXI",
          "axi_adrv9009_rx_os_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M10_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M10_AXI",
          "axi_adrv9009_rx_jesd/s_axi"
        ]
      },
      "axi_cpu_interconnect_M09_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M09_AXI",
          "axi_adrv9009_rx_clkgen/s_axi"
        ]
      },
      "axi_adrv9009_tx_jesd_tx_phy1": {
        "interface_ports": [
          "util_adrv9009_xcvr/tx_3",
          "axi_adrv9009_tx_jesd/tx_phy1"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_rx_bram",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "util_adrv9009_xcvr_rx_0": {
        "interface_ports": [
          "util_adrv9009_xcvr/rx_0",
          "axi_adrv9009_rx_jesd/rx_phy0"
        ]
      },
      "axi_hp3_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp3_interconnect/M00_AXI",
          "sys_ps8/S_AXI_HP3_FPD"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_regs",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "util_adrv9009_xcvr_rx_3": {
        "interface_ports": [
          "util_adrv9009_xcvr/rx_3",
          "axi_adrv9009_rx_os_jesd/rx_phy1"
        ]
      },
      "axi_adrv9009_rx_os_xcvr_up_es_1": {
        "interface_ports": [
          "axi_adrv9009_rx_os_xcvr/up_es_1",
          "util_adrv9009_xcvr/up_es_3"
        ]
      },
      "axi_cpu_interconnect_M12_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M12_AXI",
          "axi_adrv9009_rx_os_xcvr/s_axi"
        ]
      },
      "util_adrv9009_rx_cpack_packed_fifo_wr": {
        "interface_ports": [
          "util_adrv9009_rx_cpack/packed_fifo_wr",
          "axi_adrv9009_rx_dma/fifo_wr"
        ]
      },
      "axi_hp0_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp0_interconnect/M00_AXI",
          "sys_ps8/S_AXI_HP0_FPD"
        ]
      },
      "axi_hp1_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp1_interconnect/M00_AXI",
          "sys_ps8/S_AXI_HP1_FPD"
        ]
      },
      "axi_adrv9009_tx_xcvr_up_ch_3": {
        "interface_ports": [
          "axi_adrv9009_tx_xcvr/up_ch_3",
          "util_adrv9009_xcvr/up_tx_1"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_tx_bram",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "util_adrv9009_xcvr_rx_2": {
        "interface_ports": [
          "util_adrv9009_xcvr/rx_2",
          "axi_adrv9009_rx_os_jesd/rx_phy0"
        ]
      },
      "axi_adrv9009_tx_jesd_tx_phy0": {
        "interface_ports": [
          "util_adrv9009_xcvr/tx_0",
          "axi_adrv9009_tx_jesd/tx_phy0"
        ]
      },
      "axi_adrv9009_rx_xcvr_up_es_1": {
        "interface_ports": [
          "axi_adrv9009_rx_xcvr/up_es_1",
          "util_adrv9009_xcvr/up_es_1"
        ]
      },
      "axi_adrv9009_rx_dma_m_dest_axi": {
        "interface_ports": [
          "axi_hp2_interconnect/S00_AXI",
          "axi_adrv9009_rx_dma/m_dest_axi"
        ]
      },
      "axi_cpu_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M08_AXI",
          "axi_adrv9009_rx_xcvr/s_axi"
        ]
      },
      "axi_hp2_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp2_interconnect/M00_AXI",
          "sys_ps8/S_AXI_HP2_FPD"
        ]
      },
      "axi_adrv9009_tx_dma_m_src_axi": {
        "interface_ports": [
          "axi_hp3_interconnect/S00_AXI",
          "axi_adrv9009_tx_dma/m_src_axi"
        ]
      },
      "axi_adrv9009_rx_xcvr_up_ch_1": {
        "interface_ports": [
          "axi_adrv9009_rx_xcvr/up_ch_1",
          "util_adrv9009_xcvr/up_rx_1"
        ]
      },
      "axi_cpu_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M00_AXI",
          "axi_sysid_0/s_axi"
        ]
      },
      "axi_cpu_interconnect_M16_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M16_AXI",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_cpu_interconnect_M11_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M11_AXI",
          "axi_adrv9009_rx_dma/s_axi"
        ]
      },
      "axi_adrv9009_rx_os_xcvr_up_es_0": {
        "interface_ports": [
          "axi_adrv9009_rx_os_xcvr/up_es_0",
          "util_adrv9009_xcvr/up_es_2"
        ]
      },
      "axi_adrv9009_rx_xcvr_up_es_0": {
        "interface_ports": [
          "axi_adrv9009_rx_xcvr/up_es_0",
          "util_adrv9009_xcvr/up_es_0"
        ]
      },
      "axi_adrv9009_tx_xcvr_up_ch_2": {
        "interface_ports": [
          "axi_adrv9009_tx_xcvr/up_ch_2",
          "util_adrv9009_xcvr/up_tx_2"
        ]
      },
      "tx_data_1": {
        "interface_ports": [
          "axi_adrv9009_tx_jesd/tx_data",
          "tx_adrv9009_tpl_core/link"
        ]
      },
      "axi_adrv9009_rx_xcvr_m_axi": {
        "interface_ports": [
          "axi_hp0_interconnect/S00_AXI",
          "axi_adrv9009_rx_xcvr/m_axi"
        ]
      },
      "axi_cpu_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M06_AXI",
          "axi_adrv9009_tx_jesd/s_axi"
        ]
      },
      "axi_adrv9009_rx_xcvr_up_ch_0": {
        "interface_ports": [
          "axi_adrv9009_rx_xcvr/up_ch_0",
          "util_adrv9009_xcvr/up_rx_0"
        ]
      },
      "axi_adrv9009_tx_xcvr_up_ch_0": {
        "interface_ports": [
          "axi_adrv9009_tx_xcvr/up_ch_0",
          "util_adrv9009_xcvr/up_tx_0"
        ]
      },
      "util_adrv9009_xcvr_rx_1": {
        "interface_ports": [
          "util_adrv9009_xcvr/rx_1",
          "axi_adrv9009_rx_jesd/rx_phy1"
        ]
      },
      "axi_adrv9009_rx_os_xcvr_m_axi": {
        "interface_ports": [
          "axi_hp0_interconnect/S01_AXI",
          "axi_adrv9009_rx_os_xcvr/m_axi"
        ]
      },
      "axi_adrv9009_rx_os_xcvr_up_ch_1": {
        "interface_ports": [
          "axi_adrv9009_rx_os_xcvr/up_ch_1",
          "util_adrv9009_xcvr/up_rx_3"
        ]
      },
      "axi_cpu_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M07_AXI",
          "axi_adrv9009_tx_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M02_AXI",
          "tx_adrv9009_tpl_core/s_axi"
        ]
      },
      "axi_cpu_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M04_AXI",
          "axi_adrv9009_tx_xcvr/s_axi"
        ]
      },
      "axi_cpu_interconnect_M13_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M13_AXI",
          "axi_adrv9009_rx_os_clkgen/s_axi"
        ]
      },
      "axi_adrv9009_rx_os_dma_m_dest_axi": {
        "interface_ports": [
          "axi_hp1_interconnect/S00_AXI",
          "axi_adrv9009_rx_os_dma/m_dest_axi"
        ]
      },
      "axi_cpu_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M01_AXI",
          "rx_adrv9009_tpl_core/s_axi"
        ]
      },
      "axi_cpu_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M03_AXI",
          "rx_os_adrv9009_tpl_core/s_axi"
        ]
      },
      "axi_adrv9009_rx_os_xcvr_up_ch_0": {
        "interface_ports": [
          "axi_adrv9009_rx_os_xcvr/up_ch_0",
          "util_adrv9009_xcvr/up_rx_2"
        ]
      },
      "util_adrv9009_rx_os_cpack_packed_fifo_wr": {
        "interface_ports": [
          "util_adrv9009_rx_os_cpack/packed_fifo_wr",
          "axi_adrv9009_rx_os_dma/fifo_wr"
        ]
      },
      "axi_cpu_interconnect_M14_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M14_AXI",
          "axi_adrv9009_rx_os_jesd/s_axi"
        ]
      },
      "axi_adrv9009_tx_jesd_tx_phy3": {
        "interface_ports": [
          "util_adrv9009_xcvr/tx_1",
          "axi_adrv9009_tx_jesd/tx_phy3"
        ]
      }
    },
    "nets": {
      "sys_cpu_clk": {
        "ports": [
          "sys_ps8/pl_clk0",
          "sys_rstgen/slowest_sync_clk",
          "rom_sys_0/clk",
          "sys_ps8/maxihpm0_lpd_aclk",
          "axi_cpu_interconnect/ACLK",
          "axi_cpu_interconnect/S00_ACLK",
          "axi_cpu_interconnect/M00_ACLK",
          "axi_sysid_0/s_axi_aclk",
          "axi_hp0_interconnect/aclk",
          "sys_ps8/saxihp0_fpd_aclk",
          "util_adrv9009_xcvr/up_clk",
          "axi_cpu_interconnect/M01_ACLK",
          "rx_adrv9009_tpl_core/s_axi_aclk",
          "axi_cpu_interconnect/M02_ACLK",
          "tx_adrv9009_tpl_core/s_axi_aclk",
          "axi_cpu_interconnect/M03_ACLK",
          "rx_os_adrv9009_tpl_core/s_axi_aclk",
          "axi_cpu_interconnect/M04_ACLK",
          "axi_adrv9009_tx_xcvr/s_axi_aclk",
          "axi_cpu_interconnect/M05_ACLK",
          "axi_adrv9009_tx_clkgen/s_axi_aclk",
          "axi_cpu_interconnect/M06_ACLK",
          "axi_adrv9009_tx_jesd/s_axi_aclk",
          "axi_cpu_interconnect/M07_ACLK",
          "axi_adrv9009_tx_dma/s_axi_aclk",
          "axi_cpu_interconnect/M08_ACLK",
          "axi_adrv9009_rx_xcvr/s_axi_aclk",
          "axi_cpu_interconnect/M09_ACLK",
          "axi_adrv9009_rx_clkgen/s_axi_aclk",
          "axi_cpu_interconnect/M10_ACLK",
          "axi_adrv9009_rx_jesd/s_axi_aclk",
          "axi_cpu_interconnect/M11_ACLK",
          "axi_adrv9009_rx_dma/s_axi_aclk",
          "axi_cpu_interconnect/M12_ACLK",
          "axi_adrv9009_rx_os_xcvr/s_axi_aclk",
          "axi_cpu_interconnect/M13_ACLK",
          "axi_adrv9009_rx_os_clkgen/s_axi_aclk",
          "axi_cpu_interconnect/M14_ACLK",
          "axi_adrv9009_rx_os_jesd/s_axi_aclk",
          "axi_cpu_interconnect/M15_ACLK",
          "axi_adrv9009_rx_os_dma/s_axi_aclk",
          "axi_clk",
          "axi_cpu_interconnect/M16_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "jtag_axi_0/aclk",
          "axi_interconnect_0/M03_ACLK"
        ]
      },
      "sys_250m_clk": {
        "ports": [
          "sys_ps8/pl_clk1",
          "sys_250m_rstgen/slowest_sync_clk",
          "axi_adrv9009_dacfifo/dma_clk",
          "axi_adrv9009_tx_dma/m_axis_aclk",
          "axi_hp1_interconnect/aclk",
          "sys_ps8/saxihp1_fpd_aclk",
          "axi_adrv9009_rx_os_dma/m_dest_axi_aclk",
          "axi_hp2_interconnect/aclk",
          "sys_ps8/saxihp2_fpd_aclk",
          "axi_adrv9009_rx_dma/m_dest_axi_aclk",
          "axi_hp3_interconnect/aclk",
          "sys_ps8/saxihp3_fpd_aclk",
          "axi_adrv9009_tx_dma/m_src_axi_aclk"
        ]
      },
      "sys_500m_clk": {
        "ports": [
          "sys_ps8/pl_clk2",
          "sys_500m_rstgen/slowest_sync_clk"
        ]
      },
      "sys_ps8_pl_resetn0": {
        "ports": [
          "sys_ps8/pl_resetn0",
          "sys_rstgen/ext_reset_in",
          "sys_250m_rstgen/ext_reset_in",
          "sys_500m_rstgen/ext_reset_in"
        ]
      },
      "sys_cpu_reset": {
        "ports": [
          "sys_rstgen/peripheral_reset"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "sys_rstgen/peripheral_aresetn",
          "axi_cpu_interconnect/ARESETN",
          "axi_cpu_interconnect/S00_ARESETN",
          "axi_cpu_interconnect/M00_ARESETN",
          "axi_sysid_0/s_axi_aresetn",
          "axi_hp0_interconnect/aresetn",
          "util_adrv9009_xcvr/up_rstn",
          "adrv9009_tx_device_clk_rstgen/ext_reset_in",
          "adrv9009_rx_device_clk_rstgen/ext_reset_in",
          "adrv9009_rx_os_device_clk_rstgen/ext_reset_in",
          "axi_cpu_interconnect/M01_ARESETN",
          "rx_adrv9009_tpl_core/s_axi_aresetn",
          "axi_cpu_interconnect/M02_ARESETN",
          "tx_adrv9009_tpl_core/s_axi_aresetn",
          "axi_cpu_interconnect/M03_ARESETN",
          "rx_os_adrv9009_tpl_core/s_axi_aresetn",
          "axi_cpu_interconnect/M04_ARESETN",
          "axi_adrv9009_tx_xcvr/s_axi_aresetn",
          "axi_cpu_interconnect/M05_ARESETN",
          "axi_adrv9009_tx_clkgen/s_axi_aresetn",
          "axi_cpu_interconnect/M06_ARESETN",
          "axi_adrv9009_tx_jesd/s_axi_aresetn",
          "axi_cpu_interconnect/M07_ARESETN",
          "axi_adrv9009_tx_dma/s_axi_aresetn",
          "axi_cpu_interconnect/M08_ARESETN",
          "axi_adrv9009_rx_xcvr/s_axi_aresetn",
          "axi_cpu_interconnect/M09_ARESETN",
          "axi_adrv9009_rx_clkgen/s_axi_aresetn",
          "axi_cpu_interconnect/M10_ARESETN",
          "axi_adrv9009_rx_jesd/s_axi_aresetn",
          "axi_cpu_interconnect/M11_ARESETN",
          "axi_adrv9009_rx_dma/s_axi_aresetn",
          "axi_cpu_interconnect/M12_ARESETN",
          "axi_adrv9009_rx_os_xcvr/s_axi_aresetn",
          "axi_cpu_interconnect/M13_ARESETN",
          "axi_adrv9009_rx_os_clkgen/s_axi_aresetn",
          "axi_cpu_interconnect/M14_ARESETN",
          "axi_adrv9009_rx_os_jesd/s_axi_aresetn",
          "axi_cpu_interconnect/M15_ARESETN",
          "axi_adrv9009_rx_os_dma/s_axi_aresetn",
          "axi_rst_n",
          "axi_cpu_interconnect/M16_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "jtag_axi_0/aresetn",
          "axi_interconnect_0/M03_ARESETN"
        ]
      },
      "sys_250m_reset": {
        "ports": [
          "sys_250m_rstgen/peripheral_reset",
          "axi_adrv9009_dacfifo/dma_rst"
        ]
      },
      "sys_250m_resetn": {
        "ports": [
          "sys_250m_rstgen/peripheral_aresetn",
          "axi_adrv9009_tx_dma/m_src_axi_aresetn",
          "axi_adrv9009_rx_dma/m_dest_axi_aresetn",
          "axi_adrv9009_rx_os_dma/m_dest_axi_aresetn",
          "axi_hp1_interconnect/aresetn",
          "axi_hp2_interconnect/aresetn",
          "axi_hp3_interconnect/aresetn"
        ]
      },
      "sys_500m_reset": {
        "ports": [
          "sys_500m_rstgen/peripheral_reset"
        ]
      },
      "sys_500m_resetn": {
        "ports": [
          "sys_500m_rstgen/peripheral_aresetn"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "sys_ps8/emio_gpio_i"
        ]
      },
      "sys_ps8_emio_gpio_o": {
        "ports": [
          "sys_ps8/emio_gpio_o",
          "gpio_o"
        ]
      },
      "sys_ps8_emio_gpio_t": {
        "ports": [
          "sys_ps8/emio_gpio_t",
          "gpio_t"
        ]
      },
      "sys_ps8_emio_spi0_ss_o_n": {
        "ports": [
          "sys_ps8/emio_spi0_ss_o_n",
          "spi0_csn_concat/In0"
        ]
      },
      "sys_ps8_emio_spi0_ss1_o_n": {
        "ports": [
          "sys_ps8/emio_spi0_ss1_o_n",
          "spi0_csn_concat/In1"
        ]
      },
      "sys_ps8_emio_spi0_ss2_o_n": {
        "ports": [
          "sys_ps8/emio_spi0_ss2_o_n",
          "spi0_csn_concat/In2"
        ]
      },
      "spi0_csn_concat_dout": {
        "ports": [
          "spi0_csn_concat/dout",
          "spi0_csn"
        ]
      },
      "sys_ps8_emio_spi0_sclk_o": {
        "ports": [
          "sys_ps8/emio_spi0_sclk_o",
          "spi0_sclk"
        ]
      },
      "sys_ps8_emio_spi0_m_o": {
        "ports": [
          "sys_ps8/emio_spi0_m_o",
          "spi0_mosi"
        ]
      },
      "spi0_miso_1": {
        "ports": [
          "spi0_miso",
          "sys_ps8/emio_spi0_m_i"
        ]
      },
      "VCC_1_dout": {
        "ports": [
          "VCC_1/dout",
          "sys_ps8/emio_spi0_ss_i_n",
          "sys_ps8/emio_spi1_ss_i_n",
          "tx_fir_interpolator/out_resetn",
          "rx_fir_decimator/out_resetn",
          "util_adrv9009_tx_upack/s_axis_valid"
        ]
      },
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "sys_ps8/emio_spi0_sclk_i",
          "sys_ps8/emio_spi0_s_i",
          "sys_ps8/emio_spi1_sclk_i",
          "sys_ps8/emio_spi1_s_i",
          "sys_concat_intc_1/In7",
          "sys_concat_intc_1/In6",
          "sys_concat_intc_0/In7",
          "sys_concat_intc_0/In6",
          "sys_concat_intc_0/In5",
          "sys_concat_intc_0/In4",
          "sys_concat_intc_0/In3",
          "sys_concat_intc_0/In2",
          "sys_concat_intc_0/In1",
          "sys_concat_intc_0/In0",
          "tx_fir_interpolator/load_config"
        ]
      },
      "sys_ps8_emio_spi1_ss_o_n": {
        "ports": [
          "sys_ps8/emio_spi1_ss_o_n",
          "spi1_csn_concat/In0"
        ]
      },
      "sys_ps8_emio_spi1_ss1_o_n": {
        "ports": [
          "sys_ps8/emio_spi1_ss1_o_n",
          "spi1_csn_concat/In1"
        ]
      },
      "sys_ps8_emio_spi1_ss2_o_n": {
        "ports": [
          "sys_ps8/emio_spi1_ss2_o_n",
          "spi1_csn_concat/In2"
        ]
      },
      "spi1_csn_concat_dout": {
        "ports": [
          "spi1_csn_concat/dout",
          "spi1_csn"
        ]
      },
      "sys_ps8_emio_spi1_sclk_o": {
        "ports": [
          "sys_ps8/emio_spi1_sclk_o",
          "spi1_sclk"
        ]
      },
      "sys_ps8_emio_spi1_m_o": {
        "ports": [
          "sys_ps8/emio_spi1_m_o",
          "spi1_mosi"
        ]
      },
      "spi1_miso_1": {
        "ports": [
          "spi1_miso",
          "sys_ps8/emio_spi1_m_i"
        ]
      },
      "axi_sysid_0_rom_addr": {
        "ports": [
          "axi_sysid_0/rom_addr",
          "rom_sys_0/rom_addr"
        ]
      },
      "rom_sys_0_rom_data": {
        "ports": [
          "rom_sys_0/rom_data",
          "axi_sysid_0/sys_rom_data"
        ]
      },
      "sys_concat_intc_0_dout": {
        "ports": [
          "sys_concat_intc_0/dout",
          "sys_ps8/pl_ps_irq0"
        ]
      },
      "sys_concat_intc_1_dout": {
        "ports": [
          "sys_concat_intc_1/dout",
          "sys_ps8/pl_ps_irq1"
        ]
      },
      "GND_32_dout": {
        "ports": [
          "GND_32/dout",
          "tx_fir_interpolator/pulse_width"
        ]
      },
      "adrv9009_tx_device_clk": {
        "ports": [
          "axi_adrv9009_tx_clkgen/clk_0",
          "adrv9009_tx_device_clk_rstgen/slowest_sync_clk",
          "util_adrv9009_xcvr/tx_clk_0",
          "util_adrv9009_xcvr/tx_clk_3",
          "util_adrv9009_xcvr/tx_clk_2",
          "util_adrv9009_xcvr/tx_clk_1",
          "axi_adrv9009_tx_jesd/device_clk",
          "tx_adrv9009_tpl_core/link_clk",
          "util_adrv9009_tx_upack/clk",
          "tx_fir_interpolator/aclk",
          "axi_adrv9009_dacfifo/dac_clk"
        ]
      },
      "util_adrv9009_xcvr_tx_0_p": {
        "ports": [
          "util_adrv9009_xcvr/tx_0_p",
          "tx_data_0_p"
        ]
      },
      "util_adrv9009_xcvr_tx_0_n": {
        "ports": [
          "util_adrv9009_xcvr/tx_0_n",
          "tx_data_0_n"
        ]
      },
      "util_adrv9009_xcvr_tx_1_p": {
        "ports": [
          "util_adrv9009_xcvr/tx_1_p",
          "tx_data_1_p"
        ]
      },
      "util_adrv9009_xcvr_tx_1_n": {
        "ports": [
          "util_adrv9009_xcvr/tx_1_n",
          "tx_data_1_n"
        ]
      },
      "util_adrv9009_xcvr_tx_2_p": {
        "ports": [
          "util_adrv9009_xcvr/tx_2_p",
          "tx_data_2_p"
        ]
      },
      "util_adrv9009_xcvr_tx_2_n": {
        "ports": [
          "util_adrv9009_xcvr/tx_2_n",
          "tx_data_2_n"
        ]
      },
      "util_adrv9009_xcvr_tx_3_p": {
        "ports": [
          "util_adrv9009_xcvr/tx_3_p",
          "tx_data_3_p"
        ]
      },
      "util_adrv9009_xcvr_tx_3_n": {
        "ports": [
          "util_adrv9009_xcvr/tx_3_n",
          "tx_data_3_n"
        ]
      },
      "sysref_1": {
        "ports": [
          "tx_sysref_0",
          "axi_adrv9009_tx_jesd/sysref"
        ]
      },
      "sync_1": {
        "ports": [
          "tx_sync_0",
          "axi_adrv9009_tx_jesd/sync"
        ]
      },
      "util_adrv9009_xcvr_tx_out_clk_0": {
        "ports": [
          "util_adrv9009_xcvr/tx_out_clk_0",
          "axi_adrv9009_tx_clkgen/clk"
        ]
      },
      "tx_ref_clk_0_1": {
        "ports": [
          "tx_ref_clk_0",
          "util_adrv9009_xcvr/qpll_ref_clk_0"
        ]
      },
      "axi_adrv9009_tx_xcvr_up_pll_rst": {
        "ports": [
          "axi_adrv9009_tx_xcvr/up_pll_rst",
          "util_adrv9009_xcvr/up_qpll_rst_0"
        ]
      },
      "adrv9009_rx_device_clk": {
        "ports": [
          "axi_adrv9009_rx_clkgen/clk_0",
          "adrv9009_rx_device_clk_rstgen/slowest_sync_clk",
          "util_adrv9009_xcvr/rx_clk_0",
          "util_adrv9009_xcvr/rx_clk_1",
          "axi_adrv9009_rx_jesd/device_clk",
          "rx_adrv9009_tpl_core/link_clk",
          "util_adrv9009_rx_cpack/clk",
          "rx_fir_decimator/aclk",
          "axi_adrv9009_rx_dma/fifo_wr_clk"
        ]
      },
      "axi_adrv9009_rx_jesd_phy_en_char_align": {
        "ports": [
          "axi_adrv9009_rx_jesd/phy_en_char_align",
          "util_adrv9009_xcvr/rx_calign_0",
          "util_adrv9009_xcvr/rx_calign_1"
        ]
      },
      "rx_data_0_p_1": {
        "ports": [
          "rx_data_0_p",
          "util_adrv9009_xcvr/rx_0_p"
        ]
      },
      "rx_data_0_n_1": {
        "ports": [
          "rx_data_0_n",
          "util_adrv9009_xcvr/rx_0_n"
        ]
      },
      "rx_data_1_p_1": {
        "ports": [
          "rx_data_1_p",
          "util_adrv9009_xcvr/rx_1_p"
        ]
      },
      "rx_data_1_n_1": {
        "ports": [
          "rx_data_1_n",
          "util_adrv9009_xcvr/rx_1_n"
        ]
      },
      "sysref_2": {
        "ports": [
          "rx_sysref_0",
          "axi_adrv9009_rx_jesd/sysref"
        ]
      },
      "axi_adrv9009_rx_jesd_sync": {
        "ports": [
          "axi_adrv9009_rx_jesd/sync",
          "rx_sync_0"
        ]
      },
      "util_adrv9009_xcvr_rx_out_clk_0": {
        "ports": [
          "util_adrv9009_xcvr/rx_out_clk_0",
          "axi_adrv9009_rx_clkgen/clk"
        ]
      },
      "rx_ref_clk_0_1": {
        "ports": [
          "rx_ref_clk_0",
          "util_adrv9009_xcvr/cpll_ref_clk_0",
          "util_adrv9009_xcvr/cpll_ref_clk_1"
        ]
      },
      "axi_adrv9009_rx_xcvr_up_pll_rst": {
        "ports": [
          "axi_adrv9009_rx_xcvr/up_pll_rst",
          "util_adrv9009_xcvr/up_cpll_rst_0",
          "util_adrv9009_xcvr/up_cpll_rst_1"
        ]
      },
      "adrv9009_rx_os_device_clk": {
        "ports": [
          "axi_adrv9009_rx_os_clkgen/clk_0",
          "adrv9009_rx_os_device_clk_rstgen/slowest_sync_clk",
          "util_adrv9009_xcvr/rx_clk_2",
          "util_adrv9009_xcvr/rx_clk_3",
          "axi_adrv9009_rx_os_jesd/device_clk",
          "rx_os_adrv9009_tpl_core/link_clk",
          "util_adrv9009_rx_os_cpack/clk",
          "axi_adrv9009_rx_os_dma/fifo_wr_clk"
        ]
      },
      "axi_adrv9009_rx_os_jesd_phy_en_char_align": {
        "ports": [
          "axi_adrv9009_rx_os_jesd/phy_en_char_align",
          "util_adrv9009_xcvr/rx_calign_2",
          "util_adrv9009_xcvr/rx_calign_3"
        ]
      },
      "rx_data_2_p_1": {
        "ports": [
          "rx_data_2_p",
          "util_adrv9009_xcvr/rx_2_p"
        ]
      },
      "rx_data_2_n_1": {
        "ports": [
          "rx_data_2_n",
          "util_adrv9009_xcvr/rx_2_n"
        ]
      },
      "rx_data_3_p_1": {
        "ports": [
          "rx_data_3_p",
          "util_adrv9009_xcvr/rx_3_p"
        ]
      },
      "rx_data_3_n_1": {
        "ports": [
          "rx_data_3_n",
          "util_adrv9009_xcvr/rx_3_n"
        ]
      },
      "sysref_3": {
        "ports": [
          "rx_sysref_2",
          "axi_adrv9009_rx_os_jesd/sysref"
        ]
      },
      "axi_adrv9009_rx_os_jesd_sync": {
        "ports": [
          "axi_adrv9009_rx_os_jesd/sync",
          "rx_sync_2"
        ]
      },
      "util_adrv9009_xcvr_rx_out_clk_2": {
        "ports": [
          "util_adrv9009_xcvr/rx_out_clk_2",
          "axi_adrv9009_rx_os_clkgen/clk"
        ]
      },
      "rx_ref_clk_2_1": {
        "ports": [
          "rx_ref_clk_2",
          "util_adrv9009_xcvr/cpll_ref_clk_2",
          "util_adrv9009_xcvr/cpll_ref_clk_3"
        ]
      },
      "axi_adrv9009_rx_os_xcvr_up_pll_rst": {
        "ports": [
          "axi_adrv9009_rx_os_xcvr/up_pll_rst",
          "util_adrv9009_xcvr/up_cpll_rst_2",
          "util_adrv9009_xcvr/up_cpll_rst_3"
        ]
      },
      "adrv9009_tx_device_clk_rstgen_peripheral_reset": {
        "ports": [
          "adrv9009_tx_device_clk_rstgen/peripheral_reset",
          "util_adrv9009_tx_upack/reset",
          "axi_adrv9009_dacfifo/dac_rst"
        ]
      },
      "tx_fir_interpolator_valid_out_0": {
        "ports": [
          "tx_fir_interpolator/valid_out_0",
          "logic_or/Op1"
        ]
      },
      "tx_fir_interpolator_valid_out_2": {
        "ports": [
          "tx_fir_interpolator/valid_out_2",
          "logic_or/Op2"
        ]
      },
      "logic_or_Res": {
        "ports": [
          "logic_or/Res",
          "util_adrv9009_tx_upack/fifo_rd_en"
        ]
      },
      "tx_adrv9009_tpl_core_dac_enable_0": {
        "ports": [
          "tx_adrv9009_tpl_core/dac_enable_0",
          "tx_fir_interpolator/dac_enable_0"
        ]
      },
      "tx_adrv9009_tpl_core_dac_valid_0": {
        "ports": [
          "tx_adrv9009_tpl_core/dac_valid_0",
          "tx_fir_interpolator/dac_valid_0"
        ]
      },
      "util_adrv9009_tx_upack_fifo_rd_data_0": {
        "ports": [
          "util_adrv9009_tx_upack/fifo_rd_data_0",
          "tx_fir_interpolator/data_in_0"
        ]
      },
      "tx_fir_interpolator_enable_out_0": {
        "ports": [
          "tx_fir_interpolator/enable_out_0",
          "util_adrv9009_tx_upack/enable_0"
        ]
      },
      "tx_fir_interpolator_data_out_0": {
        "ports": [
          "tx_fir_interpolator/data_out_0",
          "tx_adrv9009_tpl_core/dac_data_0"
        ]
      },
      "tx_adrv9009_tpl_core_dac_enable_1": {
        "ports": [
          "tx_adrv9009_tpl_core/dac_enable_1",
          "tx_fir_interpolator/dac_enable_1"
        ]
      },
      "tx_adrv9009_tpl_core_dac_valid_1": {
        "ports": [
          "tx_adrv9009_tpl_core/dac_valid_1",
          "tx_fir_interpolator/dac_valid_1"
        ]
      },
      "util_adrv9009_tx_upack_fifo_rd_data_1": {
        "ports": [
          "util_adrv9009_tx_upack/fifo_rd_data_1",
          "tx_fir_interpolator/data_in_1"
        ]
      },
      "tx_fir_interpolator_enable_out_1": {
        "ports": [
          "tx_fir_interpolator/enable_out_1",
          "util_adrv9009_tx_upack/enable_1"
        ]
      },
      "tx_fir_interpolator_data_out_1": {
        "ports": [
          "tx_fir_interpolator/data_out_1",
          "tx_adrv9009_tpl_core/dac_data_1"
        ]
      },
      "tx_adrv9009_tpl_core_dac_enable_2": {
        "ports": [
          "tx_adrv9009_tpl_core/dac_enable_2",
          "tx_fir_interpolator/dac_enable_2"
        ]
      },
      "tx_adrv9009_tpl_core_dac_valid_2": {
        "ports": [
          "tx_adrv9009_tpl_core/dac_valid_2",
          "tx_fir_interpolator/dac_valid_2"
        ]
      },
      "util_adrv9009_tx_upack_fifo_rd_data_2": {
        "ports": [
          "util_adrv9009_tx_upack/fifo_rd_data_2",
          "tx_fir_interpolator/data_in_2"
        ]
      },
      "tx_fir_interpolator_enable_out_2": {
        "ports": [
          "tx_fir_interpolator/enable_out_2",
          "util_adrv9009_tx_upack/enable_2"
        ]
      },
      "tx_fir_interpolator_data_out_2": {
        "ports": [
          "tx_fir_interpolator/data_out_2",
          "tx_adrv9009_tpl_core/dac_data_2"
        ]
      },
      "tx_adrv9009_tpl_core_dac_enable_3": {
        "ports": [
          "tx_adrv9009_tpl_core/dac_enable_3",
          "tx_fir_interpolator/dac_enable_3"
        ]
      },
      "tx_adrv9009_tpl_core_dac_valid_3": {
        "ports": [
          "tx_adrv9009_tpl_core/dac_valid_3",
          "tx_fir_interpolator/dac_valid_3"
        ]
      },
      "util_adrv9009_tx_upack_fifo_rd_data_3": {
        "ports": [
          "util_adrv9009_tx_upack/fifo_rd_data_3",
          "tx_fir_interpolator/data_in_3"
        ]
      },
      "tx_fir_interpolator_enable_out_3": {
        "ports": [
          "tx_fir_interpolator/enable_out_3",
          "util_adrv9009_tx_upack/enable_3"
        ]
      },
      "tx_fir_interpolator_data_out_3": {
        "ports": [
          "tx_fir_interpolator/data_out_3",
          "tx_adrv9009_tpl_core/dac_data_3"
        ]
      },
      "active_1": {
        "ports": [
          "dac_fir_filter_active",
          "tx_fir_interpolator/active"
        ]
      },
      "util_adrv9009_tx_upack_s_axis_ready": {
        "ports": [
          "util_adrv9009_tx_upack/s_axis_ready",
          "axi_adrv9009_dacfifo/dac_valid"
        ]
      },
      "axi_adrv9009_dacfifo_dac_data": {
        "ports": [
          "axi_adrv9009_dacfifo/dac_data",
          "util_adrv9009_tx_upack/s_axis_data"
        ]
      },
      "axi_adrv9009_tx_dma_m_axis_valid": {
        "ports": [
          "axi_adrv9009_tx_dma/m_axis_valid",
          "axi_adrv9009_dacfifo/dma_valid"
        ]
      },
      "axi_adrv9009_tx_dma_m_axis_data": {
        "ports": [
          "axi_adrv9009_tx_dma/m_axis_data",
          "axi_adrv9009_dacfifo/dma_data"
        ]
      },
      "axi_adrv9009_dacfifo_dma_ready": {
        "ports": [
          "axi_adrv9009_dacfifo/dma_ready",
          "axi_adrv9009_tx_dma/m_axis_ready"
        ]
      },
      "axi_adrv9009_tx_dma_m_axis_xfer_req": {
        "ports": [
          "axi_adrv9009_tx_dma/m_axis_xfer_req",
          "axi_adrv9009_dacfifo/dma_xfer_req"
        ]
      },
      "axi_adrv9009_tx_dma_m_axis_last": {
        "ports": [
          "axi_adrv9009_tx_dma/m_axis_last",
          "axi_adrv9009_dacfifo/dma_xfer_last"
        ]
      },
      "axi_adrv9009_dacfifo_dac_dunf": {
        "ports": [
          "axi_adrv9009_dacfifo/dac_dunf",
          "tx_adrv9009_tpl_core/dac_dunf"
        ]
      },
      "dac_fifo_bypass_1": {
        "ports": [
          "dac_fifo_bypass",
          "axi_adrv9009_dacfifo/bypass"
        ]
      },
      "axi_adrv9009_rx_jesd_rx_sof": {
        "ports": [
          "axi_adrv9009_rx_jesd/rx_sof",
          "rx_adrv9009_tpl_core/link_sof"
        ]
      },
      "axi_adrv9009_rx_jesd_rx_data_tdata": {
        "ports": [
          "axi_adrv9009_rx_jesd/rx_data_tdata",
          "rx_adrv9009_tpl_core/link_data"
        ]
      },
      "axi_adrv9009_rx_jesd_rx_data_tvalid": {
        "ports": [
          "axi_adrv9009_rx_jesd/rx_data_tvalid",
          "rx_adrv9009_tpl_core/link_valid"
        ]
      },
      "adrv9009_rx_device_clk_rstgen_peripheral_reset": {
        "ports": [
          "adrv9009_rx_device_clk_rstgen/peripheral_reset",
          "util_adrv9009_rx_cpack/reset"
        ]
      },
      "rx_adrv9009_tpl_core_adc_valid_0": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_valid_0",
          "rx_fir_decimator/valid_in_0"
        ]
      },
      "rx_adrv9009_tpl_core_adc_enable_0": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_enable_0",
          "rx_fir_decimator/enable_in_0"
        ]
      },
      "rx_adrv9009_tpl_core_adc_data_0": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_data_0",
          "rx_fir_decimator/data_in_0"
        ]
      },
      "rx_fir_decimator_enable_out_0": {
        "ports": [
          "rx_fir_decimator/enable_out_0",
          "util_adrv9009_rx_cpack/enable_0"
        ]
      },
      "rx_fir_decimator_data_out_0": {
        "ports": [
          "rx_fir_decimator/data_out_0",
          "util_adrv9009_rx_cpack/fifo_wr_data_0"
        ]
      },
      "rx_adrv9009_tpl_core_adc_valid_1": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_valid_1",
          "rx_fir_decimator/valid_in_1"
        ]
      },
      "rx_adrv9009_tpl_core_adc_enable_1": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_enable_1",
          "rx_fir_decimator/enable_in_1"
        ]
      },
      "rx_adrv9009_tpl_core_adc_data_1": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_data_1",
          "rx_fir_decimator/data_in_1"
        ]
      },
      "rx_fir_decimator_enable_out_1": {
        "ports": [
          "rx_fir_decimator/enable_out_1",
          "util_adrv9009_rx_cpack/enable_1"
        ]
      },
      "rx_fir_decimator_data_out_1": {
        "ports": [
          "rx_fir_decimator/data_out_1",
          "util_adrv9009_rx_cpack/fifo_wr_data_1"
        ]
      },
      "rx_adrv9009_tpl_core_adc_valid_2": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_valid_2",
          "rx_fir_decimator/valid_in_2"
        ]
      },
      "rx_adrv9009_tpl_core_adc_enable_2": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_enable_2",
          "rx_fir_decimator/enable_in_2"
        ]
      },
      "rx_adrv9009_tpl_core_adc_data_2": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_data_2",
          "rx_fir_decimator/data_in_2"
        ]
      },
      "rx_fir_decimator_enable_out_2": {
        "ports": [
          "rx_fir_decimator/enable_out_2",
          "util_adrv9009_rx_cpack/enable_2"
        ]
      },
      "rx_fir_decimator_data_out_2": {
        "ports": [
          "rx_fir_decimator/data_out_2",
          "util_adrv9009_rx_cpack/fifo_wr_data_2"
        ]
      },
      "rx_adrv9009_tpl_core_adc_valid_3": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_valid_3",
          "rx_fir_decimator/valid_in_3"
        ]
      },
      "rx_adrv9009_tpl_core_adc_enable_3": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_enable_3",
          "rx_fir_decimator/enable_in_3"
        ]
      },
      "rx_adrv9009_tpl_core_adc_data_3": {
        "ports": [
          "rx_adrv9009_tpl_core/adc_data_3",
          "rx_fir_decimator/data_in_3"
        ]
      },
      "rx_fir_decimator_enable_out_3": {
        "ports": [
          "rx_fir_decimator/enable_out_3",
          "util_adrv9009_rx_cpack/enable_3"
        ]
      },
      "rx_fir_decimator_data_out_3": {
        "ports": [
          "rx_fir_decimator/data_out_3",
          "util_adrv9009_rx_cpack/fifo_wr_data_3"
        ]
      },
      "active_2": {
        "ports": [
          "adc_fir_filter_active",
          "rx_fir_decimator/active"
        ]
      },
      "rx_fir_decimator_valid_out_0": {
        "ports": [
          "rx_fir_decimator/valid_out_0",
          "util_adrv9009_rx_cpack/fifo_wr_en"
        ]
      },
      "adc_dovf_1": {
        "ports": [
          "util_adrv9009_rx_cpack/fifo_wr_overflow",
          "rx_adrv9009_tpl_core/adc_dovf"
        ]
      },
      "axi_adrv9009_rx_os_jesd_rx_sof": {
        "ports": [
          "axi_adrv9009_rx_os_jesd/rx_sof",
          "rx_os_adrv9009_tpl_core/link_sof"
        ]
      },
      "axi_adrv9009_rx_os_jesd_rx_data_tdata": {
        "ports": [
          "axi_adrv9009_rx_os_jesd/rx_data_tdata",
          "rx_os_adrv9009_tpl_core/link_data"
        ]
      },
      "axi_adrv9009_rx_os_jesd_rx_data_tvalid": {
        "ports": [
          "axi_adrv9009_rx_os_jesd/rx_data_tvalid",
          "rx_os_adrv9009_tpl_core/link_valid"
        ]
      },
      "adrv9009_rx_os_device_clk_rstgen_peripheral_reset": {
        "ports": [
          "adrv9009_rx_os_device_clk_rstgen/peripheral_reset",
          "util_adrv9009_rx_os_cpack/reset"
        ]
      },
      "rx_os_adrv9009_tpl_core_adc_valid_0": {
        "ports": [
          "rx_os_adrv9009_tpl_core/adc_valid_0",
          "util_adrv9009_rx_os_cpack/fifo_wr_en"
        ]
      },
      "rx_os_adrv9009_tpl_core_adc_enable_0": {
        "ports": [
          "rx_os_adrv9009_tpl_core/adc_enable_0",
          "util_adrv9009_rx_os_cpack/enable_0"
        ]
      },
      "rx_os_adrv9009_tpl_core_adc_data_0": {
        "ports": [
          "rx_os_adrv9009_tpl_core/adc_data_0",
          "util_adrv9009_rx_os_cpack/fifo_wr_data_0"
        ]
      },
      "rx_os_adrv9009_tpl_core_adc_enable_1": {
        "ports": [
          "rx_os_adrv9009_tpl_core/adc_enable_1",
          "util_adrv9009_rx_os_cpack/enable_1"
        ]
      },
      "rx_os_adrv9009_tpl_core_adc_data_1": {
        "ports": [
          "rx_os_adrv9009_tpl_core/adc_data_1",
          "util_adrv9009_rx_os_cpack/fifo_wr_data_1"
        ]
      },
      "rx_os_adrv9009_tpl_core_adc_enable_2": {
        "ports": [
          "rx_os_adrv9009_tpl_core/adc_enable_2",
          "util_adrv9009_rx_os_cpack/enable_2"
        ]
      },
      "rx_os_adrv9009_tpl_core_adc_data_2": {
        "ports": [
          "rx_os_adrv9009_tpl_core/adc_data_2",
          "util_adrv9009_rx_os_cpack/fifo_wr_data_2"
        ]
      },
      "rx_os_adrv9009_tpl_core_adc_enable_3": {
        "ports": [
          "rx_os_adrv9009_tpl_core/adc_enable_3",
          "util_adrv9009_rx_os_cpack/enable_3"
        ]
      },
      "rx_os_adrv9009_tpl_core_adc_data_3": {
        "ports": [
          "rx_os_adrv9009_tpl_core/adc_data_3",
          "util_adrv9009_rx_os_cpack/fifo_wr_data_3"
        ]
      },
      "adc_dovf_2": {
        "ports": [
          "util_adrv9009_rx_os_cpack/fifo_wr_overflow",
          "rx_os_adrv9009_tpl_core/adc_dovf"
        ]
      },
      "axi_adrv9009_rx_os_jesd_irq": {
        "ports": [
          "axi_adrv9009_rx_os_jesd/irq",
          "sys_concat_intc_1/In0"
        ]
      },
      "axi_adrv9009_tx_jesd_irq": {
        "ports": [
          "axi_adrv9009_tx_jesd/irq",
          "sys_concat_intc_1/In1"
        ]
      },
      "axi_adrv9009_rx_jesd_irq": {
        "ports": [
          "axi_adrv9009_rx_jesd/irq",
          "sys_concat_intc_1/In2"
        ]
      },
      "axi_adrv9009_rx_os_dma_irq": {
        "ports": [
          "axi_adrv9009_rx_os_dma/irq",
          "sys_concat_intc_1/In3"
        ]
      },
      "axi_adrv9009_tx_dma_irq": {
        "ports": [
          "axi_adrv9009_tx_dma/irq",
          "sys_concat_intc_1/In4"
        ]
      },
      "axi_adrv9009_rx_dma_irq": {
        "ports": [
          "axi_adrv9009_rx_dma/irq",
          "sys_concat_intc_1/In5"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "axi_tx_bram": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          },
          "axi_rx_bram": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          },
          "axi_regs": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          },
          "axi_drp": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/sys_ps8": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "32",
            "segments": {
              "SEG_axi_drp_Reg": {
                "address_block": "/axi_drp/Reg",
                "offset": "0x0080300000",
                "range": "64K"
              },
              "SEG_axi_regs_Reg": {
                "address_block": "/axi_regs/Reg",
                "offset": "0x0080000000",
                "range": "64K"
              },
              "SEG_axi_rx_bram_Reg": {
                "address_block": "/axi_rx_bram/Reg",
                "offset": "0x0080200000",
                "range": "512K"
              },
              "SEG_axi_tx_bram_Reg": {
                "address_block": "/axi_tx_bram/Reg",
                "offset": "0x0080100000",
                "range": "512K"
              },
              "SEG_data_axi_adrv9009_rx_clkgen": {
                "address_block": "/axi_adrv9009_rx_clkgen/s_axi/axi_lite",
                "offset": "0x0083C10000",
                "range": "64K"
              },
              "SEG_data_axi_adrv9009_rx_dma": {
                "address_block": "/axi_adrv9009_rx_dma/s_axi/axi_lite",
                "offset": "0x009C400000",
                "range": "4K"
              },
              "SEG_data_axi_adrv9009_rx_jesd": {
                "address_block": "/axi_adrv9009_rx_jesd/rx_axi/s_axi/axi_lite",
                "offset": "0x0084AA0000",
                "range": "16K"
              },
              "SEG_data_axi_adrv9009_rx_os_clkgen": {
                "address_block": "/axi_adrv9009_rx_os_clkgen/s_axi/axi_lite",
                "offset": "0x0083C20000",
                "range": "64K"
              },
              "SEG_data_axi_adrv9009_rx_os_dma": {
                "address_block": "/axi_adrv9009_rx_os_dma/s_axi/axi_lite",
                "offset": "0x009C440000",
                "range": "4K"
              },
              "SEG_data_axi_adrv9009_rx_os_jesd": {
                "address_block": "/axi_adrv9009_rx_os_jesd/rx_axi/s_axi/axi_lite",
                "offset": "0x0084AB0000",
                "range": "16K"
              },
              "SEG_data_axi_adrv9009_rx_os_xcvr": {
                "address_block": "/axi_adrv9009_rx_os_xcvr/s_axi/axi_lite",
                "offset": "0x0084A50000",
                "range": "64K"
              },
              "SEG_data_axi_adrv9009_rx_xcvr": {
                "address_block": "/axi_adrv9009_rx_xcvr/s_axi/axi_lite",
                "offset": "0x0084A60000",
                "range": "64K"
              },
              "SEG_data_axi_adrv9009_tx_clkgen": {
                "address_block": "/axi_adrv9009_tx_clkgen/s_axi/axi_lite",
                "offset": "0x0083C00000",
                "range": "64K"
              },
              "SEG_data_axi_adrv9009_tx_dma": {
                "address_block": "/axi_adrv9009_tx_dma/s_axi/axi_lite",
                "offset": "0x009C420000",
                "range": "4K"
              },
              "SEG_data_axi_adrv9009_tx_jesd": {
                "address_block": "/axi_adrv9009_tx_jesd/tx_axi/s_axi/axi_lite",
                "offset": "0x0084A90000",
                "range": "16K"
              },
              "SEG_data_axi_adrv9009_tx_xcvr": {
                "address_block": "/axi_adrv9009_tx_xcvr/s_axi/axi_lite",
                "offset": "0x0084A80000",
                "range": "64K"
              },
              "SEG_data_axi_sysid_0": {
                "address_block": "/axi_sysid_0/s_axi/axi_lite",
                "offset": "0x0085000000",
                "range": "64K"
              },
              "SEG_data_rx_adrv9009_tpl_core": {
                "address_block": "/rx_adrv9009_tpl_core/tpl_core/s_axi/axi_lite",
                "offset": "0x0084A00000",
                "range": "4K"
              },
              "SEG_data_rx_os_adrv9009_tpl_core": {
                "address_block": "/rx_os_adrv9009_tpl_core/tpl_core/s_axi/axi_lite",
                "offset": "0x0084A08000",
                "range": "4K"
              },
              "SEG_data_tx_adrv9009_tpl_core": {
                "address_block": "/tx_adrv9009_tpl_core/tpl_core/s_axi/axi_lite",
                "offset": "0x0084A04000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/axi_adrv9009_tx_dma": {
        "address_spaces": {
          "m_src_axi": {
            "range": "2G",
            "width": "32",
            "segments": {
              "SEG_sys_ps8_HP3_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/axi_adrv9009_rx_xcvr": {
        "address_spaces": {
          "m_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_sys_ps8_HP0_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_sys_ps8_HP0_LPS_OCM": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_sys_ps8_HP0_PCIE_LOW": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_PCIE_LOW",
                "offset": "0xE0000000",
                "range": "256M"
              },
              "SEG_sys_ps8_HP0_QSPI": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_adrv9009_rx_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "range": "2G",
            "width": "32",
            "segments": {
              "SEG_sys_ps8_HP2_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/axi_adrv9009_rx_os_xcvr": {
        "address_spaces": {
          "m_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_sys_ps8_HP0_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_sys_ps8_HP0_LPS_OCM": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_sys_ps8_HP0_PCIE_LOW": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_PCIE_LOW",
                "offset": "0xE0000000",
                "range": "256M"
              },
              "SEG_sys_ps8_HP0_QSPI": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_adrv9009_rx_os_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "range": "2G",
            "width": "32",
            "segments": {
              "SEG_sys_ps8_HP1_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/jtag_axi_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_drp_Reg": {
                "address_block": "/axi_drp/Reg",
                "offset": "0x00030000",
                "range": "64K"
              },
              "SEG_axi_regs_Reg": {
                "address_block": "/axi_regs/Reg",
                "offset": "0x00000000",
                "range": "64K"
              },
              "SEG_axi_rx_bram_Reg": {
                "address_block": "/axi_rx_bram/Reg",
                "offset": "0x00020000",
                "range": "64K"
              },
              "SEG_axi_tx_bram_Reg": {
                "address_block": "/axi_tx_bram/Reg",
                "offset": "0x00010000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}