$date
	Sun Oct 23 04:09:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#986952
b10 !
1"
#986954
b10 &
b10 %
1$
#986955
0"
#986958
b1 &
1#
b1 %
#986962
b0 &
b0 %
0#
0$
#1989853
b10011 !
1"
#1989854
b10011 &
b10011 %
1$
#1989855
0"
#1989858
b111010 &
b111010 %
#1989862
b11101 &
b11101 %
#1989866
b1011000 &
b1011000 %
#1989870
b101100 &
b101100 %
#1989874
b10110 &
b10110 %
#1989878
b1011 &
b1011 %
#1989882
b100010 &
b100010 %
#1989886
b10001 &
b10001 %
#1989890
b110100 &
b110100 %
#1989894
b11010 &
b11010 %
#1989898
b1101 &
b1101 %
#1989902
b101000 &
b101000 %
#1989906
b10100 &
b10100 %
#1989910
b1010 &
b1010 %
#1989914
b101 &
b101 %
#1989918
b10000 &
b10000 %
#1989922
b1000 &
b1000 %
#1989926
b100 &
b100 %
#1989930
b10 &
b10 %
#1989934
b1 &
1#
b1 %
#1989938
b0 &
b0 %
0#
0$
#2968114
b100 &
b100 %
1$
b100 !
1"
#2968115
0"
#2968118
b10 &
b10 %
#2968122
b1 &
b1 %
1#
#2968126
b0 &
0#
b0 %
0$
#4500012
