<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_f6d082ef8243343fa015a75598738e75.html">STM32F0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_4b7009c2f6599b81ac3b5ba0b2990409.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f0xx_ll_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f0xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef __STM32F0xx_LL_RCC_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define __STM32F0xx_LL_RCC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f0xx_8h.html">stm32f0xx.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Defines used for the bit position in the register and perform offsets*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define RCC_POSITION_HPRE       (uint32_t)4U  </span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define RCC_POSITION_PPRE1      (uint32_t)8U  </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#define RCC_POSITION_PLLMUL     (uint32_t)18U </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#define RCC_POSITION_HSICAL     (uint32_t)8U  </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#define RCC_POSITION_HSITRIM    (uint32_t)3U  </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#define RCC_POSITION_HSI14TRIM  (uint32_t)3U  </span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define RCC_POSITION_HSI14CAL   (uint32_t)8U  </span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define RCC_POSITION_HSI48CAL   (uint32_t)24U </span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define RCC_POSITION_USART1SW   (uint32_t)0U  </span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define RCC_POSITION_USART2SW   (uint32_t)16U </span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define RCC_POSITION_USART3SW   (uint32_t)18U </span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>{</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  uint32_t SYSCLK_Frequency;        </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  uint32_t HCLK_Frequency;          </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  uint32_t PCLK1_Frequency;         </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define HSE_VALUE    8000000U  </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define HSI_VALUE    8000000U  </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define LSE_VALUE    32768U    </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define LSI_VALUE    32000U    </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#if !defined  (HSI48_VALUE)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define HSI48_VALUE  48000000U </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#endif </span><span class="comment">/* HSI48_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define LL_RCC_CIR_HSI14RDYC               RCC_CIR_HSI14RDYC  </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define LL_RCC_CIR_HSI48RDYC               RCC_CIR_HSI48RDYC  </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define LL_RCC_CIR_HSI14RDYF               RCC_CIR_HSI14RDYF  </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_RCC_CIR_HSI48RDYF               RCC_CIR_HSI48RDYF  </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF       </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#if defined(RCC_CSR_V18PWRRSTF)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define LL_RCC_CSR_V18PWRRSTF             RCC_CSR_V18PWRRSTF      </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_V18PWRRSTF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define LL_RCC_CIR_HSI14RDYIE              RCC_CIR_HSI14RDYIE   </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define LL_RCC_CIR_HSI48RDYIE              RCC_CIR_HSI48RDYIE   </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                ((uint32_t)0x00000000U) </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_1 </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_0 </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV   </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#if defined(RCC_CFGR_SW_HSI48)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI48         RCC_CFGR_SW_HSI48  </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_SW_HSI48 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#if defined(RCC_CFGR_SWS_HSI48)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI48  RCC_CFGR_SWS_HSI48 </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_SWS_HSI48 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE_DIV1  </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE_DIV2  </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE_DIV4  </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE_DIV8  </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE_DIV16 </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI14            RCC_CFGR_MCOSEL_HSI14        </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#if defined(RCC_CFGR_MCOSEL_HSI48)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_HSI48        </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOSEL_HSI48 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCOSEL_PLL_DIV2     </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#if defined(RCC_CFGR_PLLNODIV)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLNODIV */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#if defined(RCC_CFGR_MCOPRE)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2   </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4   </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8   </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16  </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_32                 RCC_CFGR_MCOPRE_DIV32  </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_64                 RCC_CFGR_MCOPRE_DIV64  </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_128                RCC_CFGR_MCOPRE_DIV128 </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK1      (uint32_t)((RCC_POSITION_USART1SW &lt;&lt; 24) | RCC_CFGR3_USART1SW_PCLK)   </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_POSITION_USART1SW &lt;&lt; 24) | RCC_CFGR3_USART1SW_SYSCLK) </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE        (uint32_t)((RCC_POSITION_USART1SW &lt;&lt; 24) | RCC_CFGR3_USART1SW_LSE)    </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI        (uint32_t)((RCC_POSITION_USART1SW &lt;&lt; 24) | RCC_CFGR3_USART1SW_HSI)    </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#if defined(RCC_CFGR3_USART2SW)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1      (uint32_t)((RCC_POSITION_USART2SW &lt;&lt; 24) | RCC_CFGR3_USART2SW_PCLK)   </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_POSITION_USART2SW &lt;&lt; 24) | RCC_CFGR3_USART2SW_SYSCLK) </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE        (uint32_t)((RCC_POSITION_USART2SW &lt;&lt; 24) | RCC_CFGR3_USART2SW_LSE)    </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI        (uint32_t)((RCC_POSITION_USART2SW &lt;&lt; 24) | RCC_CFGR3_USART2SW_HSI)    </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART2SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#if defined(RCC_CFGR3_USART3SW)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PCLK1      (uint32_t)((RCC_POSITION_USART3SW &lt;&lt; 24) | RCC_CFGR3_USART3SW_PCLK)   </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_SYSCLK     (uint32_t)((RCC_POSITION_USART3SW &lt;&lt; 24) | RCC_CFGR3_USART3SW_SYSCLK) </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_LSE        (uint32_t)((RCC_POSITION_USART3SW &lt;&lt; 24) | RCC_CFGR3_USART3SW_LSE)    </span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_HSI        (uint32_t)((RCC_POSITION_USART3SW &lt;&lt; 24) | RCC_CFGR3_USART3SW_HSI)    </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART3SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI          RCC_CFGR3_I2C1SW_HSI    </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK       RCC_CFGR3_I2C1SW_SYSCLK </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_HSI_DIV244    RCC_CFGR3_CECSW_HSI_DIV244 </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_LSE           RCC_CFGR3_CECSW_LSE        </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#if defined(RCC_CFGR3_USBSW_HSI48)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_HSI48         RCC_CFGR3_USBSW_HSI48   </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_NONE          ((uint32_t)0x00000000)  </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR3_USBSW_HSI48*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL           RCC_CFGR3_USBSW_PLLCLK  </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE            RCC_POSITION_USART1SW </span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">#if defined(RCC_CFGR3_USART2SW)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE            RCC_POSITION_USART2SW </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART2SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#if defined(RCC_CFGR3_USART3SW)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE            RCC_POSITION_USART3SW </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART3SW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE              RCC_CFGR3_I2C1SW     </span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE               RCC_CFGR3_CECSW            </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               RCC_CFGR3_USBSW         </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMUL2  </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMUL5  </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMUL7  </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMUL9  </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMUL10  </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMUL11  </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12  </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMUL13  </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMUL14  </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMUL15  </span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16  </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_NONE              0x00000000U                                   </span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE_PREDIV                    </span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI_PREDIV                    </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#if defined(RCC_CFGR_SW_HSI48)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI48             RCC_CFGR_PLLSRC_HSI48_PREDIV                  </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_SW_HSI48 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI_DIV_2         RCC_CFGR_PLLSRC_HSI_DIV2                      </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1)    </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2)    </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3)    </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4)    </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5)    </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6)    </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7)    </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8)    </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9)    </span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10)   </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11)   </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12)   </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13)   </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14)   </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15)   </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16)   </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSRC_PREDIV1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV_DIV1   </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV_DIV2   </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV_DIV3   </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV_DIV4   </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV_DIV5   </span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV_DIV6   </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV_DIV7   </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV_DIV8   </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV_DIV9   </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV_DIV10  </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV_DIV11  </span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV_DIV12  </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV_DIV13  </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV_DIV14  </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV_DIV15  </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV_DIV16  </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">          (((__INPUTFREQ__) / ((((__PLLPREDIV__) &amp; RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) &amp; RCC_CFGR_PLLMUL) &gt;&gt; RCC_POSITION_PLLMUL) + 2U))</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">          ((__INPUTFREQ__) * ((((__PLLMUL__) &amp; RCC_CFGR_PLLMUL) &gt;&gt; RCC_POSITION_PLLMUL) + 2U))</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSRC_PREDIV1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE_Pos])</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>{</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>}</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_DisableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>{</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>}</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>{</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>}</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>{</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>}</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>{</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>}</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>{</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>}</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>{</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>));</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>}</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>{</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>}</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>{</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>}</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>{</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>));</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>}</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>{</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>);</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>}</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>{</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>, Value &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>}</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>{</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>}</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>{</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaceaadfc83cd86426748c5107b423bb21">RCC_CR2_HSI48ON</a>);</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>}</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>{</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaceaadfc83cd86426748c5107b423bb21">RCC_CR2_HSI48ON</a>);</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>}</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI48_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>{</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad03958340799f21487003f60b823d02e">RCC_CR2_HSI48RDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad03958340799f21487003f60b823d02e">RCC_CR2_HSI48RDY</a>));</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>}</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI48_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>{</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4c84ff1962d1d21c8c11d2ac172a3e6f">RCC_CR2_HSI48CAL</a>) &gt;&gt; RCC_POSITION_HSI48CAL);</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>}</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI14_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>{</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a>);</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>}</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI14_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>{</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a>);</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>}</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI14_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>{</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04">RCC_CR2_HSI14RDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04">RCC_CR2_HSI14RDY</a>));</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>}</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI14_EnableADCControl(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>{</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a>);</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>}</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI14_DisableADCControl(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>{</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a>);</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>}</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI14_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>{</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a">RCC_CR2_HSI14TRIM</a>, Value &lt;&lt; RCC_POSITION_HSI14TRIM);</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>}</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI14_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>{</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a">RCC_CR2_HSI14TRIM</a>) &gt;&gt; RCC_POSITION_HSI14TRIM);</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>}</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI14_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>{</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb">RCC_CR2_HSI14CAL</a>) &gt;&gt; RCC_POSITION_HSI14CAL);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>}</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>{</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>}</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>{</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>}</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>{</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>}</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>{</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>}</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>{</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, LSEDrive);</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>}</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_GetDriveCapability(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>{</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>));</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>}</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>{</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>));</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>}</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>{</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>}</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>{</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>}</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>{</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>));</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>}</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSysClkSource(uint32_t Source)</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>{</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>}</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSysClkSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>{</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>}</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>{</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>}</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>{</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9">RCC_CFGR_PPRE</a>, Prescaler);</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>}</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>{</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>}</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB1Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>{</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9">RCC_CFGR_PPRE</a>));</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>}</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>{</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#if defined(RCC_CFGR_MCOPRE)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">#if defined(RCC_CFGR_PLLNODIV)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0">RCC_CFGR_PLLNODIV</a>, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLNODIV */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a>, MCOxSource);</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOPRE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>}</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span> </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>{</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a> &lt;&lt; ((USARTxSource  &amp; 0xFF000000U) &gt;&gt; 24U)), (USARTxSource &amp; 0x00FFFFFFU));</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>}</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>{</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">RCC_CFGR3_I2C1SW</a>, I2CxSource);</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>}</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetCECClockSource(uint32_t CECxSource)</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>{</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0af3b9205dcc951e615711998db2ac85">RCC_CFGR3_CECSW</a>, CECxSource);</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>}</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>{</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga503920c61d15d8950905089bea2957cf">RCC_CFGR3_USBSW</a>, USBxSource);</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>}</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>{</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a> &lt;&lt; USARTx)) | (USARTx &lt;&lt; 24U));</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>}</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>{</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, I2Cx));</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>}</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span> </div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>{</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, CECx));</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>}</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>{</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, USBx));</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>}</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRTCClockSource(uint32_t Source)</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>{</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, Source);</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>}</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span> </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRTCClockSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>{</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>}</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span> </div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>{</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>}</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>{</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>}</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span> </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>{</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>));</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>}</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ForceBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>{</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>}</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span> </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ReleaseBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>{</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>}</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span> </div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>{</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>}</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span> </div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>{</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>}</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span> </div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>{</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>));</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>}</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span> </div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>{</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>, Source | PLLMul);</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>, PLLDiv);</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>}</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span> </div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span> </div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>{</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>, (Source &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>) | PLLMul);</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>, (Source &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>));</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>}</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSRC_PREDIV1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>{</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>, PLLSource);</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>}</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetMainSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>{</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>));</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>}</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span> </div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetMultiplicator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>{</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>));</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>}</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetPrediv(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>{</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>));</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>}</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>{</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>);</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>}</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>{</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>);</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>}</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span> </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>{</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>);</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>}</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span> </div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>{</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>);</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>}</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span> </div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>{</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>);</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>}</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSI14RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>{</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12">RCC_CIR_HSI14RDYC</a>);</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>}</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span> </div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>{</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6692a9bfd5dabbeb87782224cbe2544c">RCC_CIR_HSI48RDYC</a>);</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>}</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span> </div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>{</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>);</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>}</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>{</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>));</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>}</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span> </div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>{</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>));</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>}</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span> </div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>{</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>));</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>}</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>{</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>));</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>}</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span> </div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>{</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>));</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>}</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span> </div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSI14RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>{</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6">RCC_CIR_HSI14RDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6">RCC_CIR_HSI14RDYF</a>));</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>}</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span> </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>{</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0e828b0c59a12915dd35424f3c67de64">RCC_CIR_HSI48RDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0e828b0c59a12915dd35424f3c67de64">RCC_CIR_HSI48RDYF</a>));</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>}</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span> </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>{</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>));</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>}</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span> </div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_IWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>{</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>));</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>}</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span> </div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LPWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>{</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>));</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>}</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span> </div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_OBLRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>{</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>));</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>}</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PINRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>{</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>));</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>}</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PORRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>{</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>));</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>}</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_SFTRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>{</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>));</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>}</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_WWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>{</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>));</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>}</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="preprocessor">#if defined(RCC_CSR_V18PWRRSTF)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_V18PWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>{</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a>));</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>}</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_V18PWRRSTF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span> </div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearResetFlags(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>{</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>);</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>}</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span> </div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>{</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>}</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>{</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>}</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span> </div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>{</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>}</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span> </div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>{</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>}</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span> </div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>{</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>}</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span> </div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSI14RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>{</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a>);</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>}</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span> </div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>{</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd">RCC_CIR_HSI48RDYIE</a>);</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>}</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span> </div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>{</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>}</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span> </div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>{</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>}</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span> </div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>{</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>}</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span> </div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>{</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>}</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span> </div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>{</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>}</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span> </div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSI14RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>{</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a>);</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>}</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span> </div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>{</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd">RCC_CIR_HSI48RDYIE</a>);</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>}</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span> </div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>{</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>));</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>}</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span> </div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>{</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>));</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>}</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span> </div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>{</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>));</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>}</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span> </div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>{</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>));</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>}</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span> </div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>{</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>));</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>}</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span> </div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSI14RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>{</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a>));</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>}</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span> </div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>{</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd">RCC_CIR_HSI48RDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd">RCC_CIR_HSI48RDYIE</a>));</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>}</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span> </div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>uint32_t    LL_RCC_GetCECClockFreq(uint32_t CECxSource);</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span> </div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="preprocessor">#endif </span><span class="comment">/* RCC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span> </div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>}</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span> </div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F0xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span> </div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00059">cmsis_armcc.h:59</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00196">stm32f0xx.h:196</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00194">stm32f0xx.h:194</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00206">stm32f0xx.h:206</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00198">stm32f0xx.h:198</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00180">stm32f0xx.h:181</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07979">stm32f072xb.h:7979</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga022892b6d0e4ee671b82e7f6552b0074"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08080">stm32f072xb.h:8080</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0af3b9205dcc951e615711998db2ac85"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0af3b9205dcc951e615711998db2ac85">RCC_CFGR3_CECSW</a></div><div class="ttdeci">#define RCC_CFGR3_CECSW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08129">stm32f072xb.h:8129</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0e828b0c59a12915dd35424f3c67de64"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0e828b0c59a12915dd35424f3c67de64">RCC_CIR_HSI48RDYF</a></div><div class="ttdeci">#define RCC_CIR_HSI48RDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07710">stm32f072xb.h:7710</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07524">stm32f072xb.h:7524</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f007895a17e668f22f7b8b24ca90aec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07704">stm32f072xb.h:7704</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga11ea196450aac9ac35e283a66afc3da6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIR_HSERDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07701">stm32f072xb.h:7701</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14163f80ac0b005217eb318d0639afef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></div><div class="ttdeci">#define RCC_CSR_OBLRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08027">stm32f072xb.h:8027</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga144b5147f3a8d0bfda04618e301986aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a></div><div class="ttdeci">#define RCC_CIR_LSERDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07740">stm32f072xb.h:7740</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07536">stm32f072xb.h:7536</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08036">stm32f072xb.h:8036</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1854e5c45c0cb76d0cd468a4546505d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSI14RDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07731">stm32f072xb.h:7731</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1b70927cab2ba9cf82d1620cf88b0f95"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07728">stm32f072xb.h:7728</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1eb6ab7cdd2569af23f9688384d577bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a></div><div class="ttdeci">#define RCC_CR_HSITRIM_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07480">stm32f072xb.h:7480</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga22a7079ba87dd7acd5ed7fe7b704e85f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_IWDGRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08039">stm32f072xb.h:8039</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga23ea8e58acd3be7449d44ac374fc74c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9">RCC_CFGR_PPRE</a></div><div class="ttdeci">#define RCC_CFGR_PPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07567">stm32f072xb.h:7567</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga245af864b194f0c2b2389ea1ee49a396"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07749">stm32f072xb.h:7749</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27b69a225968d4cc74a0390b729a3baf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_V18PWRRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08021">stm32f072xb.h:8021</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga28b35b97ca54ca0e6fe7053c4d500f04"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04">RCC_CR2_HSI14RDY</a></div><div class="ttdeci">#define RCC_CR2_HSI14RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08164">stm32f072xb.h:8164</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08010">stm32f072xb.h:8010</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2c2055812655d6acfda9a73dd2e94e10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a></div><div class="ttdeci">#define RCC_CFGR_MCOPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07659">stm32f072xb.h:7659</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga45b76ccb2dacdf483d281725ce92d61a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a">RCC_CR2_HSI14TRIM</a></div><div class="ttdeci">#define RCC_CR2_HSI14TRIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08170">stm32f072xb.h:8170</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga46edb2b9568f002feba7b4312ed92c1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a></div><div class="ttdeci">#define RCC_CIR_CSSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07758">stm32f072xb.h:7758</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4c84ff1962d1d21c8c11d2ac172a3e6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4c84ff1962d1d21c8c11d2ac172a3e6f">RCC_CR2_HSI48CAL</a></div><div class="ttdeci">#define RCC_CR2_HSI48CAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08182">stm32f072xb.h:8182</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e26d2902d11e638cd0b702332f53ab1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></div><div class="ttdeci">#define RCC_CSR_PINRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08030">stm32f072xb.h:8030</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga503920c61d15d8950905089bea2957cf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga503920c61d15d8950905089bea2957cf">RCC_CFGR3_USBSW</a></div><div class="ttdeci">#define RCC_CFGR3_USBSW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08139">stm32f072xb.h:8139</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50433b2663ccee3a4ad2f219da4b74b6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6">RCC_CIR_HSI14RDYF</a></div><div class="ttdeci">#define RCC_CIR_HSI14RDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07707">stm32f072xb.h:7707</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga538fd5df8d890696483a0e901d739309"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07611">stm32f072xb.h:7611</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07985">stm32f072xb.h:7985</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5492f9b58600cf66616eb931b48b3c11"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSERDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07725">stm32f072xb.h:7725</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5cb4397b2095c31660a01b748386aa70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a></div><div class="ttdeci">#define RCC_CR_HSITRIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07482">stm32f072xb.h:7482</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6692a9bfd5dabbeb87782224cbe2544c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6692a9bfd5dabbeb87782224cbe2544c">RCC_CIR_HSI48RDYC</a></div><div class="ttdeci">#define RCC_CIR_HSI48RDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07755">stm32f072xb.h:7755</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08045">stm32f072xb.h:8045</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga67ae770db9851f14ad7c14a693f0f6d3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a></div><div class="ttdeci">#define RCC_CR_HSICAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07491">stm32f072xb.h:7491</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a0ad2672c9ba1b26012cbc6d423dff8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSERDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07719">stm32f072xb.h:7719</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76304e842d0244575776a28f82cafcfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a></div><div class="ttdeci">#define RCC_CFGR_MCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07674">stm32f072xb.h:7674</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga77b4ef4b9ba4e72a044b1149dae3eadb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb">RCC_CR2_HSI14CAL</a></div><div class="ttdeci">#define RCC_CR2_HSI14CAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08173">stm32f072xb.h:8173</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08007">stm32f072xb.h:8007</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08015">stm32f072xb.h:8015</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga837e2d7e2395ac45ebe2aea95ecde9bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a></div><div class="ttdeci">#define RCC_CSR_PORRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08033">stm32f072xb.h:8033</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07506">stm32f072xb.h:7506</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga872ba937149a7372138df06f8188ab56"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07716">stm32f072xb.h:7716</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9464e8188d717902990b467a9396d238"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a></div><div class="ttdeci">#define RCC_CIR_HSERDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07746">stm32f072xb.h:7746</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga982989563f1a95c89bf7f4a25d99f704"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07737">stm32f072xb.h:7737</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07478">stm32f072xb.h:7478</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07509">stm32f072xb.h:7509</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9533da17718a4111cd8e1108b41d3a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a></div><div class="ttdeci">#define RCC_CR2_HSI14DIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08167">stm32f072xb.h:8167</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9e761cf5e09906a38e9c7e8e750514c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></div><div class="ttdeci">#define RCC_BDCR_LSEDRV</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07989">stm32f072xb.h:7989</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaca19ae5be8263a15a6122f80820ddab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a></div><div class="ttdeci">#define RCC_CR_HSICAL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07489">stm32f072xb.h:7489</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07982">stm32f072xb.h:7982</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08018">stm32f072xb.h:8018</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab7ecf61cefe76571a3492ec9f9df6407"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a></div><div class="ttdeci">#define RCC_CFGR3_USART1SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08107">stm32f072xb.h:8107</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07596">stm32f072xb.h:7596</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabc1c15a682f139768c986e281916db12"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12">RCC_CIR_HSI14RDYC</a></div><div class="ttdeci">#define RCC_CIR_HSI14RDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07752">stm32f072xb.h:7752</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07995">stm32f072xb.h:7995</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabfc100e7ae673dfcec7be79af0d91dfe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIR_LSERDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07695">stm32f072xb.h:7695</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac714351a6f9dab4741354fb017638580"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07722">stm32f072xb.h:7722</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacaaed1755f7701e28fb7a5756b0f80d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0">RCC_CFGR_PLLNODIV</a></div><div class="ttdeci">#define RCC_CFGR_PLLNODIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07671">stm32f072xb.h:7671</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08042">stm32f072xb.h:8042</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb94ccfe6a212f020e732d1dd787a6fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07692">stm32f072xb.h:7692</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07512">stm32f072xb.h:7512</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaceaadfc83cd86426748c5107b423bb21"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaceaadfc83cd86426748c5107b423bb21">RCC_CR2_HSI48ON</a></div><div class="ttdeci">#define RCC_CR2_HSI48ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08176">stm32f072xb.h:8176</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad03958340799f21487003f60b823d02e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad03958340799f21487003f60b823d02e">RCC_CR2_HSI48RDY</a></div><div class="ttdeci">#define RCC_CR2_HSI48RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08179">stm32f072xb.h:8179</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07515">stm32f072xb.h:7515</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1b58377908e5c31a684747d0a80ecb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07743">stm32f072xb.h:7743</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad38877547c4cbbb94659d5726f377163"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07698">stm32f072xb.h:7698</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad66b719e4061294de35af58cc27aba7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a></div><div class="ttdeci">#define RCC_CIR_CSSF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07713">stm32f072xb.h:7713</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07503">stm32f072xb.h:7503</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae5a2d49d45df299ff751fb904570d070"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">RCC_CFGR3_I2C1SW</a></div><div class="ttdeci">#define RCC_CFGR3_I2C1SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08119">stm32f072xb.h:8119</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07475">stm32f072xb.h:7475</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf600a82eec2d1445e91af6f98baf042e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a></div><div class="ttdeci">#define RCC_CR2_HSI14ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08161">stm32f072xb.h:8161</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07518">stm32f072xb.h:7518</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l08024">stm32f072xb.h:8024</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafdba386b047dd2aea9c9b0cd556055cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd">RCC_CIR_HSI48RDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSI48RDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07734">stm32f072xb.h:7734</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l07548">stm32f072xb.h:7548</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00762">stm32f072xb.h:762</a></div></div>
<div class="ttc" id="astm32f0xx_8h_html"><div class="ttname"><a href="stm32f0xx_8h.html">stm32f0xx.h</a></div><div class="ttdoc">CMSIS STM32F0xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
