
---------- Begin Simulation Statistics ----------
final_tick                               162064773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319000                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711600                       # Number of bytes of host memory used
host_op_rate                                   319636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   313.48                       # Real time elapsed on the host
host_tick_rate                              516986338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162065                       # Number of seconds simulated
sim_ticks                                162064773000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.570246                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104222                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113304                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83521                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635605                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              385                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390045                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66029                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.620648                       # CPI: cycles per instruction
system.cpu.discardedOps                        196715                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627919                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43484790                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033917                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        29734312                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617037                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        162064773                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132330461                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       161472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        209981                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          572                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       626355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1252165                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             72                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11655                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33130                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11219                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36802                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36802                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11655                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       141263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     83545088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83545088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48517                       # Request fanout histogram
system.membus.respLayer1.occupancy         3170089750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2373526250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            278106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       643510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1792                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           347706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          347706                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1808                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       276298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1871884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1877292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3686400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1264009216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1267695616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44420                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33925120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           670232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000967                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031175                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 669586     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    644      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             670232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20842097817                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20592138993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          59664000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               575786                       # number of demand (read+write) hits
system.l2.demand_hits::total                   577348                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1562                       # number of overall hits
system.l2.overall_hits::.cpu.data              575786                       # number of overall hits
system.l2.overall_hits::total                  577348                       # number of overall hits
system.l2.demand_misses::.cpu.inst                246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              48218                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48464                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               246                       # number of overall misses
system.l2.overall_misses::.cpu.data             48218                       # number of overall misses
system.l2.overall_misses::total                 48464                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51624000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16325794245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16377418245                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51624000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16325794245                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16377418245                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           624004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               625812                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          624004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              625812                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.136062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.077272                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.136062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.077272                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 209853.658537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 338582.982392                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 337929.561014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 209853.658537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 338582.982392                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 337929.561014                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33130                       # number of writebacks
system.l2.writebacks::total                     33130                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         48211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48457                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        48211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48457                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15360414245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15407118245                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15360414245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15407118245                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.136062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.077261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077431                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.136062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.077261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077431                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 189853.658537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 318608.082077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 317954.438884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 189853.658537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 318608.082077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 317954.438884                       # average overall mshr miss latency
system.l2.replacements                          44420                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       610380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           610380                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       610380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       610380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1419                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1419                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1419                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1419                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            310904                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                310904                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36802                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36802                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13960823245                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13960823245                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        347706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            347706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.105842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 379349.580050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 379349.580050                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36802                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36802                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13224783245                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13224783245                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.105842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.105842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 359349.580050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 359349.580050                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51624000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51624000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.136062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.136062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 209853.658537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 209853.658537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          246                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          246                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46704000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46704000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.136062                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.136062                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 189853.658537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 189853.658537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        264882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            264882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2364971000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2364971000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       276298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        276298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.041318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 207162.841626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 207162.841626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2135631000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2135631000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.041292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 187188.272417                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 187188.272417                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4089.408393                       # Cycle average of tags in use
system.l2.tags.total_refs                     1250900                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48516                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.783247                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.982694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        45.022962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4032.402737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.984473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998391                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20063044                       # Number of tag accesses
system.l2.tags.data_accesses                 20063044                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         251904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       49368064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49619968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       251904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        251904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33925120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33925120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           48211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        33130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1554341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         304619339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             306173680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1554341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1554341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      209330624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209330624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      209330624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1554341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        304619339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            515504304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    530080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    771376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.121064044750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29914                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29914                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              819604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             501448                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33130                       # Number of write requests accepted
system.mem_ctrls.readBursts                    775312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   530080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             48160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             48144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            48208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            48368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            48544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            48496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            48496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33152                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      16.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      44.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 131313863750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3876560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            145850963750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    169369.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               188119.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                        60                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    117115                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   717927                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  490731                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                775312                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               530080                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   39676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   39765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   39795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  39907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  40037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  40058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  40243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  41571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   8781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   8752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   8692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   8672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   8662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   8630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   8593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   8550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   8420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   8399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   8214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   6886                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  18568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  26353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  26345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  26141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  26076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  26066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  25993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  25919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  25915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  25894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  25326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10166                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        96719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    863.781966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   704.744022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.654299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5178      5.35%      5.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9197      9.51%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          450      0.47%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          368      0.38%     15.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          569      0.59%     16.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          370      0.38%     16.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3088      3.19%     19.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6517      6.74%     26.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70982     73.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        96719                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.888079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    509.201704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        29903     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29914                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.719630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.284879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.686849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24451     81.74%     81.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1490      4.98%     86.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              188      0.63%     87.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              232      0.78%     88.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              480      1.60%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.04%     89.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.02%     89.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.07%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              218      0.73%     90.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     90.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.03%     90.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               69      0.23%     90.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.03%     90.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               13      0.04%     90.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               13      0.04%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             2689      8.99%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29914                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               49619968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33924160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49619968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33925120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       306.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       209.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    306.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    209.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  149865264000                       # Total gap between requests
system.mem_ctrls.avgGap                    1836876.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       251904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     49368064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33924160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1554341.485425706953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 304619338.836824238300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 209324700.069150745869                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       771376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       530080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    376004750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 145474959000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3708383183250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     95529.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    188591.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6995893.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            344197980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            182945565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2764379520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1380418560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12793116960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5204524080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      57850116000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80519698665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.836525                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 150123488500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5411640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6529644500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            346375680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            184103040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2771348160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1386520740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12793116960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5244187530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      57816715200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80542367310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.976399                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 150027795500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5411640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6625337500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    162064773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7050911                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7050911                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7050911                       # number of overall hits
system.cpu.icache.overall_hits::total         7050911                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1808                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1808                       # number of overall misses
system.cpu.icache.overall_misses::total          1808                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    112410000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112410000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    112410000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112410000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7052719                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7052719                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7052719                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7052719                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000256                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000256                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62173.672566                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62173.672566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62173.672566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62173.672566                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1792                       # number of writebacks
system.cpu.icache.writebacks::total              1792                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1808                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1808                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1808                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1808                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108794000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108794000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60173.672566                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60173.672566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60173.672566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60173.672566                       # average overall mshr miss latency
system.cpu.icache.replacements                   1792                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7050911                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7050911                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1808                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    112410000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112410000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7052719                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7052719                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62173.672566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62173.672566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1808                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1808                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108794000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108794000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60173.672566                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60173.672566                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999634                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7052719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1808                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3900.840155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999634                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14107246                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14107246                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51498766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51498766                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51505244                       # number of overall hits
system.cpu.dcache.overall_hits::total        51505244                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       628316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         628316                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       630259                       # number of overall misses
system.cpu.dcache.overall_misses::total        630259                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35949938000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35949938000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35949938000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35949938000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52127082                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52127082                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52135503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52135503                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012054                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012054                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57216.333819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57216.333819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57039.943896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57039.943896                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       610380                       # number of writebacks
system.cpu.dcache.writebacks::total            610380                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4810                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4810                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       623506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       623506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       624004                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       624004                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33821339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33821339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33916968000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33916968000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011961                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011969                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011969                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54243.806796                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54243.806796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54353.766963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54353.766963                       # average overall mshr miss latency
system.cpu.dcache.replacements                 623876                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40872531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40872531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       276387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        276387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11885218000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11885218000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41148918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41148918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43002.087652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43002.087652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11237797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11237797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40746.182016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40746.182016                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10626235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10626235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       351929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       351929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24064720000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24064720000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68379.474269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68379.474269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       347706                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       347706                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22583542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22583542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64950.107275                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64950.107275                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6478                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6478                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1943                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1943                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          498                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          498                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     95629000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     95629000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.059138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.059138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 192026.104418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 192026.104418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.970754                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52129324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            624004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.540048                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.970754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999772                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999772                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         834793268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        834793268                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162064773000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
