# Signed-Multiplier-8-bit
The objective of this project is to design a sequential 8-bit signed multiplier (8x8) using Logisim-Evolution then implement it using the Artix 7 FPGA on the Basys 3 FPGA board. 
## Overview
The circuit design idea is illustrated in the following image.
<br>
![image](https://user-images.githubusercontent.com/63240173/236428333-deca77af-083e-4981-b79d-6058b37e6bdf.png) <br>taken from Dr. Mohamed Shalaan Lecture Slides in Digital Design I Course at the American University in Cairo.



