--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab_board.twx lab_board.ncd -o lab_board.twr lab_board.pcf
-ucf PIN_MAP.ucf

Design file:              lab_board.ncd
Physical constraint file: lab_board.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SW<7>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<0>       |   -3.723(R)|      FAST  |    6.624(R)|      SLOW  |SW_7_IBUF_BUFG    |   0.000|
SW<1>       |   -3.688(R)|      FAST  |    6.557(R)|      SLOW  |SW_7_IBUF_BUFG    |   0.000|
SW<2>       |   -3.719(R)|      FAST  |    6.620(R)|      SLOW  |SW_7_IBUF_BUFG    |   0.000|
SW<3>       |   -3.688(R)|      FAST  |    6.557(R)|      SLOW  |SW_7_IBUF_BUFG    |   0.000|
SW<4>       |   -3.719(R)|      FAST  |    6.620(R)|      SLOW  |SW_7_IBUF_BUFG    |   0.000|
SW<5>       |   -3.695(R)|      FAST  |    6.564(R)|      SLOW  |SW_7_IBUF_BUFG    |   0.000|
SW<6>       |   -3.726(R)|      FAST  |    6.627(R)|      SLOW  |SW_7_IBUF_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
LED<0>      |        14.881(R)|      SLOW  |         8.808(R)|      FAST  |counter/counter/clk|   0.000|
LED<1>      |        17.072(R)|      SLOW  |         9.521(R)|      FAST  |counter/counter/clk|   0.000|
LED<2>      |        17.182(R)|      SLOW  |         9.596(R)|      FAST  |counter/counter/clk|   0.000|
LED<3>      |        16.865(R)|      SLOW  |         9.205(R)|      FAST  |counter/counter/clk|   0.000|
LED<4>      |        16.546(R)|      SLOW  |         9.001(R)|      FAST  |counter/counter/clk|   0.000|
LED<5>      |        15.802(R)|      SLOW  |         9.009(R)|      FAST  |counter/counter/clk|   0.000|
LED<6>      |        16.210(R)|      SLOW  |         9.294(R)|      FAST  |counter/counter/clk|   0.000|
LED<7>      |        15.609(R)|      SLOW  |         8.923(R)|      FAST  |counter/counter/clk|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock SW<7> to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
LED<0>      |         8.361(R)|      SLOW  |         4.725(R)|      FAST  |counter/counter/clk|   0.000|
LED<1>      |        10.552(R)|      SLOW  |         5.438(R)|      FAST  |counter/counter/clk|   0.000|
LED<2>      |        10.662(R)|      SLOW  |         5.513(R)|      FAST  |counter/counter/clk|   0.000|
LED<3>      |        10.345(R)|      SLOW  |         5.122(R)|      FAST  |counter/counter/clk|   0.000|
LED<4>      |        10.026(R)|      SLOW  |         4.918(R)|      FAST  |counter/counter/clk|   0.000|
LED<5>      |         9.282(R)|      SLOW  |         4.926(R)|      FAST  |counter/counter/clk|   0.000|
LED<6>      |         9.690(R)|      SLOW  |         5.211(R)|      FAST  |counter/counter/clk|   0.000|
LED<7>      |         9.089(R)|      SLOW  |         4.840(R)|      FAST  |counter/counter/clk|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.311|         |         |         |
SW<7>          |    2.311|   -3.830|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.311|         |         |         |
SW<7>          |    2.311|    0.433|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Feb 10 17:54:39 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4625 MB



