{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575244500863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575244500868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 15:55:00 2019 " "Processing started: Sun Dec 01 15:55:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575244500868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575244500868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off send_bytes -c send_bytes " "Command: quartus_map --read_settings_files=on --write_settings_files=off send_bytes -c send_bytes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575244500868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575244501152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575244501152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/testbench.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575244510378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "send_bytes.sv 10 10 " "Using design file send_bytes.sv, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 send_bytes " "Found entity 1: send_bytes" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""} { "Info" "ISGN_ENTITY_NAME" "2 rubiks_spi " "Found entity 2: rubiks_spi" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""} { "Info" "ISGN_ENTITY_NAME" "3 rubiks_core " "Found entity 3: rubiks_core" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""} { "Info" "ISGN_ENTITY_NAME" "4 face_fsm " "Found entity 4: face_fsm" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""} { "Info" "ISGN_ENTITY_NAME" "5 makesquares " "Found entity 5: makesquares" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""} { "Info" "ISGN_ENTITY_NAME" "6 convert_orientation " "Found entity 6: convert_orientation" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""} { "Info" "ISGN_ENTITY_NAME" "7 colormux " "Found entity 7: colormux" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""} { "Info" "ISGN_ENTITY_NAME" "8 make_data_stream " "Found entity 8: make_data_stream" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""} { "Info" "ISGN_ENTITY_NAME" "9 countervalmux " "Found entity 9: countervalmux" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux2 " "Found entity 10: mux2" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575244510412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575244510412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "send_bytes " "Elaborating entity \"send_bytes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575244510414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rubiks_spi rubiks_spi:spi " "Elaborating entity \"rubiks_spi\" for hierarchy \"rubiks_spi:spi\"" {  } { { "send_bytes.sv" "spi" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575244510431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rubiks_core rubiks_core:core " "Elaborating entity \"rubiks_core\" for hierarchy \"rubiks_core:core\"" {  } { { "send_bytes.sv" "core" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575244510472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 send_bytes.sv(56) " "Verilog HDL assignment warning at send_bytes.sv(56): truncated value with size 32 to match size of target (3)" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575244510472 "|send_bytes|rubiks_core:core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 send_bytes.sv(65) " "Verilog HDL assignment warning at send_bytes.sv(65): truncated value with size 32 to match size of target (9)" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575244510473 "|send_bytes|rubiks_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "face_fsm rubiks_core:core\|face_fsm:get_face " "Elaborating entity \"face_fsm\" for hierarchy \"rubiks_core:core\|face_fsm:get_face\"" {  } { { "send_bytes.sv" "get_face" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575244510493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "makesquares rubiks_core:core\|makesquares:ms " "Elaborating entity \"makesquares\" for hierarchy \"rubiks_core:core\|makesquares:ms\"" {  } { { "send_bytes.sv" "ms" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575244510520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colormux rubiks_core:core\|makesquares:ms\|colormux:cm " "Elaborating entity \"colormux\" for hierarchy \"rubiks_core:core\|makesquares:ms\|colormux:cm\"" {  } { { "send_bytes.sv" "cm" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575244510540 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "send_bytes.sv(309) " "Verilog HDL Case Statement information at send_bytes.sv(309): all case item expressions in this case statement are onehot" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 309 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575244510541 "|send_bytes|rubiks_core:core|makesquares:ms|colormux:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_orientation rubiks_core:core\|makesquares:ms\|colormux:cm\|convert_orientation:color1 " "Elaborating entity \"convert_orientation\" for hierarchy \"rubiks_core:core\|makesquares:ms\|colormux:cm\|convert_orientation:color1\"" {  } { { "send_bytes.sv" "color1" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575244510559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_data_stream rubiks_core:core\|make_data_stream:mds " "Elaborating entity \"make_data_stream\" for hierarchy \"rubiks_core:core\|make_data_stream:mds\"" {  } { { "send_bytes.sv" "mds" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575244510576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 send_bytes.sv(352) " "Verilog HDL assignment warning at send_bytes.sv(352): truncated value with size 32 to match size of target (11)" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575244510577 "|send_bytes|rubiks_core:core|make_data_stream:mds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 send_bytes.sv(357) " "Verilog HDL assignment warning at send_bytes.sv(357): truncated value with size 32 to match size of target (5)" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575244510577 "|send_bytes|rubiks_core:core|make_data_stream:mds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countervalmux rubiks_core:core\|make_data_stream:mds\|countervalmux:cntrvalmux " "Elaborating entity \"countervalmux\" for hierarchy \"rubiks_core:core\|make_data_stream:mds\|countervalmux:cntrvalmux\"" {  } { { "send_bytes.sv" "cntrvalmux" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575244510591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575244511229 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575244511633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575244511819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575244511819 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sck " "No output dependent on input pin \"sck\"" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575244511876 "|send_bytes|sck"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdi " "No output dependent on input pin \"sdi\"" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575244511876 "|send_bytes|sdi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load " "No output dependent on input pin \"load\"" {  } { { "send_bytes.sv" "" { Text "C:/Users/atrujillo/Documents/GitHub/microps/final/send_bytes.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575244511876 "|send_bytes|load"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575244511876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575244511876 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575244511876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575244511876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575244511876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575244511909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 15:55:11 2019 " "Processing ended: Sun Dec 01 15:55:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575244511909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575244511909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575244511909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575244511909 ""}
