{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541385433953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541385433962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 21:37:13 2018 " "Processing started: Sun Nov 04 21:37:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541385433962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385433962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE3544project3a -c ECE3544project3a " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE3544project3a -c ECE3544project3a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385433962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541385434610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541385434610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc85_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hc85_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc85_tb " "Found entity 1: hc85_tb" {  } { { "hc85_tb.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/hc85_tb.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541385445202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385445202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc7segdecoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file proc7segdecoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog7segdecoder_tb " "Found entity 1: prog7segdecoder_tb" {  } { { "proc7segdecoder_tb.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/proc7segdecoder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541385445204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385445204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc85.v 1 1 " "Found 1 design units, including 1 entities, in source file hc85.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc85 " "Found entity 1: hc85" {  } { { "hc85.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/hc85.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541385445205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385445205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc7segdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file proc7segdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc7segdecoder " "Found entity 1: proc7segdecoder" {  } { { "proc7segdecoder.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/proc7segdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541385445207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385445207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 ECE3544project3a.v(19) " "Verilog HDL Declaration information at ECE3544project3a.v(19): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541385445209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 ECE3544project3a.v(19) " "Verilog HDL Declaration information at ECE3544project3a.v(19): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541385445209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 ECE3544project3a.v(19) " "Verilog HDL Declaration information at ECE3544project3a.v(19): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541385445209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 ECE3544project3a.v(19) " "Verilog HDL Declaration information at ECE3544project3a.v(19): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541385445209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 ECE3544project3a.v(19) " "Verilog HDL Declaration information at ECE3544project3a.v(19): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541385445209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece3544project3a.v 1 1 " "Found 1 design units, including 1 entities, in source file ece3544project3a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE3544project3a " "Found entity 1: ECE3544project3a" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541385445209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385445209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project3a.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_project3a.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project3a " "Found entity 1: tb_project3a" {  } { { "tb_project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/tb_project3a.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541385445211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385445211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3atest.v 1 1 " "Found 1 design units, including 1 entities, in source file project3atest.v" { { "Info" "ISGN_ENTITY_NAME" "1 project3aTest " "Found entity 1: project3aTest" {  } { { "project3aTest.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/project3aTest.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541385445213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385445213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE3544project3a " "Elaborating entity \"ECE3544project3a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541385445245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc85 hc85:cmp " "Elaborating entity \"hc85\" for hierarchy \"hc85:cmp\"" {  } { { "ECE3544project3a.v" "cmp" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541385445247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc7segdecoder proc7segdecoder:hex0 " "Elaborating entity \"proc7segdecoder\" for hierarchy \"proc7segdecoder:hex0\"" {  } { { "ECE3544project3a.v" "hex0" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541385445249 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541385445715 "|ECE3544project3a|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541385445715 "|ECE3544project3a|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541385445715 "|ECE3544project3a|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541385445715 "|ECE3544project3a|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541385445715 "|ECE3544project3a|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541385445715 "|ECE3544project3a|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541385445715 "|ECE3544project3a|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541385445715 "|ECE3544project3a|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ECE3544project3a.v" "" { Text "D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541385445715 "|ECE3544project3a|HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541385445715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541385445798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE3544/Project03A/P3A_0/output_files/ECE3544project3a.map.smsg " "Generated suppressed messages file D:/GitHub/ECE3544/Project03A/P3A_0/output_files/ECE3544project3a.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385446038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541385446194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541385446194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541385446273 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541385446273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541385446273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541385446273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541385446332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 21:37:26 2018 " "Processing ended: Sun Nov 04 21:37:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541385446332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541385446332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541385446332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541385446332 ""}
