ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f103xx_CMSIS.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	__NVIC_EnableIRQ:
  24              	.LFB46:
  25              		.file 1 "Drivers/CMSIS/core_cm3.h"
   1:Drivers/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/core_cm3.h **** /*
   8:Drivers/CMSIS/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/core_cm3.h ****  *
  10:Drivers/CMSIS/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/core_cm3.h ****  *
  12:Drivers/CMSIS/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/core_cm3.h ****  *
  16:Drivers/CMSIS/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/core_cm3.h ****  *
  18:Drivers/CMSIS/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/core_cm3.h ****  */
  24:Drivers/CMSIS/core_cm3.h **** 
  25:Drivers/CMSIS/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/core_cm3.h **** #endif
  30:Drivers/CMSIS/core_cm3.h **** 
  31:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 2


  34:Drivers/CMSIS/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/core_cm3.h **** 
  36:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/core_cm3.h **** #endif
  39:Drivers/CMSIS/core_cm3.h **** 
  40:Drivers/CMSIS/core_cm3.h **** /**
  41:Drivers/CMSIS/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/core_cm3.h **** 
  44:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/core_cm3.h **** 
  47:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/core_cm3.h **** 
  50:Drivers/CMSIS/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/core_cm3.h ****  */
  53:Drivers/CMSIS/core_cm3.h **** 
  54:Drivers/CMSIS/core_cm3.h **** 
  55:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/core_cm3.h **** /**
  59:Drivers/CMSIS/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/core_cm3.h ****   @{
  61:Drivers/CMSIS/core_cm3.h ****  */
  62:Drivers/CMSIS/core_cm3.h **** 
  63:Drivers/CMSIS/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/core_cm3.h **** 
  65:Drivers/CMSIS/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/core_cm3.h **** 
  71:Drivers/CMSIS/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/core_cm3.h **** 
  73:Drivers/CMSIS/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/core_cm3.h **** */
  76:Drivers/CMSIS/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/core_cm3.h **** 
  78:Drivers/CMSIS/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/core_cm3.h ****   #endif
  82:Drivers/CMSIS/core_cm3.h **** 
  83:Drivers/CMSIS/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/core_cm3.h ****   #endif
  87:Drivers/CMSIS/core_cm3.h **** 
  88:Drivers/CMSIS/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 3


  91:Drivers/CMSIS/core_cm3.h ****   #endif
  92:Drivers/CMSIS/core_cm3.h **** 
  93:Drivers/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/core_cm3.h ****   #endif
  97:Drivers/CMSIS/core_cm3.h **** 
  98:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/core_cm3.h ****   #endif
 102:Drivers/CMSIS/core_cm3.h **** 
 103:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/core_cm3.h ****   #endif
 107:Drivers/CMSIS/core_cm3.h **** 
 108:Drivers/CMSIS/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/core_cm3.h ****   #endif
 112:Drivers/CMSIS/core_cm3.h **** 
 113:Drivers/CMSIS/core_cm3.h **** #endif
 114:Drivers/CMSIS/core_cm3.h **** 
 115:Drivers/CMSIS/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/core_cm3.h **** 
 117:Drivers/CMSIS/core_cm3.h **** 
 118:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/core_cm3.h **** }
 120:Drivers/CMSIS/core_cm3.h **** #endif
 121:Drivers/CMSIS/core_cm3.h **** 
 122:Drivers/CMSIS/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/core_cm3.h **** 
 124:Drivers/CMSIS/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/core_cm3.h **** 
 126:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/core_cm3.h **** 
 129:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/core_cm3.h **** #endif
 132:Drivers/CMSIS/core_cm3.h **** 
 133:Drivers/CMSIS/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/core_cm3.h ****   #endif
 139:Drivers/CMSIS/core_cm3.h **** 
 140:Drivers/CMSIS/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/core_cm3.h ****   #endif
 144:Drivers/CMSIS/core_cm3.h **** 
 145:Drivers/CMSIS/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 4


 148:Drivers/CMSIS/core_cm3.h ****   #endif
 149:Drivers/CMSIS/core_cm3.h **** 
 150:Drivers/CMSIS/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/core_cm3.h ****   #endif
 154:Drivers/CMSIS/core_cm3.h **** #endif
 155:Drivers/CMSIS/core_cm3.h **** 
 156:Drivers/CMSIS/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/core_cm3.h **** /**
 158:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/core_cm3.h **** 
 160:Drivers/CMSIS/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/core_cm3.h **** */
 164:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/core_cm3.h **** #else
 167:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/core_cm3.h **** #endif
 169:Drivers/CMSIS/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/core_cm3.h **** 
 172:Drivers/CMSIS/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/core_cm3.h **** 
 177:Drivers/CMSIS/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/core_cm3.h **** 
 179:Drivers/CMSIS/core_cm3.h **** 
 180:Drivers/CMSIS/core_cm3.h **** 
 181:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/core_cm3.h **** /**
 192:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/core_cm3.h **** */
 195:Drivers/CMSIS/core_cm3.h **** 
 196:Drivers/CMSIS/core_cm3.h **** /**
 197:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/core_cm3.h ****   @{
 201:Drivers/CMSIS/core_cm3.h ****  */
 202:Drivers/CMSIS/core_cm3.h **** 
 203:Drivers/CMSIS/core_cm3.h **** /**
 204:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 5


 205:Drivers/CMSIS/core_cm3.h ****  */
 206:Drivers/CMSIS/core_cm3.h **** typedef union
 207:Drivers/CMSIS/core_cm3.h **** {
 208:Drivers/CMSIS/core_cm3.h ****   struct
 209:Drivers/CMSIS/core_cm3.h ****   {
 210:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/core_cm3.h **** 
 220:Drivers/CMSIS/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/core_cm3.h **** 
 224:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/core_cm3.h **** 
 227:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/core_cm3.h **** 
 230:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/core_cm3.h **** 
 233:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/core_cm3.h **** 
 236:Drivers/CMSIS/core_cm3.h **** 
 237:Drivers/CMSIS/core_cm3.h **** /**
 238:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/core_cm3.h ****  */
 240:Drivers/CMSIS/core_cm3.h **** typedef union
 241:Drivers/CMSIS/core_cm3.h **** {
 242:Drivers/CMSIS/core_cm3.h ****   struct
 243:Drivers/CMSIS/core_cm3.h ****   {
 244:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/core_cm3.h **** 
 250:Drivers/CMSIS/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/core_cm3.h **** 
 254:Drivers/CMSIS/core_cm3.h **** 
 255:Drivers/CMSIS/core_cm3.h **** /**
 256:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/core_cm3.h ****  */
 258:Drivers/CMSIS/core_cm3.h **** typedef union
 259:Drivers/CMSIS/core_cm3.h **** {
 260:Drivers/CMSIS/core_cm3.h ****   struct
 261:Drivers/CMSIS/core_cm3.h ****   {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 6


 262:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/core_cm3.h **** 
 277:Drivers/CMSIS/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/core_cm3.h **** 
 281:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/core_cm3.h **** 
 284:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/core_cm3.h **** 
 287:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/core_cm3.h **** 
 290:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/core_cm3.h **** 
 293:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/core_cm3.h **** 
 296:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/core_cm3.h **** 
 299:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/core_cm3.h **** 
 302:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/core_cm3.h **** 
 305:Drivers/CMSIS/core_cm3.h **** 
 306:Drivers/CMSIS/core_cm3.h **** /**
 307:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/core_cm3.h ****  */
 309:Drivers/CMSIS/core_cm3.h **** typedef union
 310:Drivers/CMSIS/core_cm3.h **** {
 311:Drivers/CMSIS/core_cm3.h ****   struct
 312:Drivers/CMSIS/core_cm3.h ****   {
 313:Drivers/CMSIS/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/core_cm3.h **** } CONTROL_Type;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 7


 319:Drivers/CMSIS/core_cm3.h **** 
 320:Drivers/CMSIS/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/core_cm3.h **** 
 324:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/core_cm3.h **** 
 327:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/core_cm3.h **** 
 329:Drivers/CMSIS/core_cm3.h **** 
 330:Drivers/CMSIS/core_cm3.h **** /**
 331:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/core_cm3.h ****   @{
 335:Drivers/CMSIS/core_cm3.h ****  */
 336:Drivers/CMSIS/core_cm3.h **** 
 337:Drivers/CMSIS/core_cm3.h **** /**
 338:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/core_cm3.h ****  */
 340:Drivers/CMSIS/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/core_cm3.h **** {
 342:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/core_cm3.h **** 
 357:Drivers/CMSIS/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/core_cm3.h **** 
 361:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/core_cm3.h **** 
 363:Drivers/CMSIS/core_cm3.h **** 
 364:Drivers/CMSIS/core_cm3.h **** /**
 365:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/core_cm3.h ****   @{
 369:Drivers/CMSIS/core_cm3.h ****  */
 370:Drivers/CMSIS/core_cm3.h **** 
 371:Drivers/CMSIS/core_cm3.h **** /**
 372:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/core_cm3.h ****  */
 374:Drivers/CMSIS/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/core_cm3.h **** {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 8


 376:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/core_cm3.h **** 
 399:Drivers/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/core_cm3.h **** 
 403:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/core_cm3.h **** 
 406:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/core_cm3.h **** 
 409:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/core_cm3.h **** 
 412:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/core_cm3.h **** 
 415:Drivers/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/core_cm3.h **** 
 419:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/core_cm3.h **** 
 422:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/core_cm3.h **** 
 425:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/core_cm3.h **** 
 428:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/core_cm3.h **** 
 431:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 9


 433:Drivers/CMSIS/core_cm3.h **** 
 434:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/core_cm3.h **** 
 437:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/core_cm3.h **** 
 440:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/core_cm3.h **** 
 443:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/core_cm3.h **** 
 446:Drivers/CMSIS/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/core_cm3.h **** 
 451:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/core_cm3.h **** #else
 454:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/core_cm3.h **** #endif
 457:Drivers/CMSIS/core_cm3.h **** 
 458:Drivers/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/core_cm3.h **** 
 462:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/core_cm3.h **** 
 465:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/core_cm3.h **** 
 468:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/core_cm3.h **** 
 471:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/core_cm3.h **** 
 474:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/core_cm3.h **** 
 477:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/core_cm3.h **** 
 480:Drivers/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/core_cm3.h **** 
 484:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/core_cm3.h **** 
 487:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 10


 490:Drivers/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/core_cm3.h **** 
 494:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/core_cm3.h **** 
 497:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/core_cm3.h **** 
 500:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/core_cm3.h **** 
 503:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/core_cm3.h **** 
 506:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/core_cm3.h **** 
 509:Drivers/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/core_cm3.h **** 
 513:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/core_cm3.h **** 
 516:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/core_cm3.h **** 
 519:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/core_cm3.h **** 
 522:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/core_cm3.h **** 
 525:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/core_cm3.h **** 
 528:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/core_cm3.h **** 
 531:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/core_cm3.h **** 
 534:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/core_cm3.h **** 
 537:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/core_cm3.h **** 
 540:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/core_cm3.h **** 
 543:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/core_cm3.h **** 
 546:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 11


 547:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/core_cm3.h **** 
 549:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/core_cm3.h **** 
 552:Drivers/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/core_cm3.h **** 
 556:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/core_cm3.h **** 
 559:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/core_cm3.h **** 
 562:Drivers/CMSIS/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/core_cm3.h **** 
 566:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/core_cm3.h **** 
 569:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/core_cm3.h **** 
 572:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/core_cm3.h **** 
 575:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/core_cm3.h **** 
 578:Drivers/CMSIS/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/core_cm3.h **** 
 582:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/core_cm3.h **** 
 585:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/core_cm3.h **** 
 588:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/core_cm3.h **** 
 591:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/core_cm3.h **** 
 594:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/core_cm3.h **** 
 597:Drivers/CMSIS/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/core_cm3.h **** 
 601:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 12


 604:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/core_cm3.h **** 
 607:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/core_cm3.h **** 
 610:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/core_cm3.h **** 
 613:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/core_cm3.h **** 
 616:Drivers/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/core_cm3.h **** 
 620:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/core_cm3.h **** 
 623:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/core_cm3.h **** 
 626:Drivers/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/core_cm3.h **** 
 630:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/core_cm3.h **** 
 633:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/core_cm3.h **** 
 636:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/core_cm3.h **** 
 639:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/core_cm3.h **** 
 642:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/core_cm3.h **** 
 644:Drivers/CMSIS/core_cm3.h **** 
 645:Drivers/CMSIS/core_cm3.h **** /**
 646:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/core_cm3.h ****   @{
 650:Drivers/CMSIS/core_cm3.h ****  */
 651:Drivers/CMSIS/core_cm3.h **** 
 652:Drivers/CMSIS/core_cm3.h **** /**
 653:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/core_cm3.h ****  */
 655:Drivers/CMSIS/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/core_cm3.h **** {
 657:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 13


 661:Drivers/CMSIS/core_cm3.h **** #else
 662:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/core_cm3.h **** #endif
 664:Drivers/CMSIS/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/core_cm3.h **** 
 666:Drivers/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/core_cm3.h **** 
 670:Drivers/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/core_cm3.h **** 
 672:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/core_cm3.h **** 
 675:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/core_cm3.h **** 
 678:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/core_cm3.h **** 
 681:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/core_cm3.h **** 
 683:Drivers/CMSIS/core_cm3.h **** 
 684:Drivers/CMSIS/core_cm3.h **** /**
 685:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/core_cm3.h ****   @{
 689:Drivers/CMSIS/core_cm3.h ****  */
 690:Drivers/CMSIS/core_cm3.h **** 
 691:Drivers/CMSIS/core_cm3.h **** /**
 692:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/core_cm3.h ****  */
 694:Drivers/CMSIS/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/core_cm3.h **** {
 696:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/core_cm3.h **** 
 702:Drivers/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/core_cm3.h **** 
 706:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/core_cm3.h **** 
 709:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/core_cm3.h **** 
 712:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/core_cm3.h **** 
 715:Drivers/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 14


 718:Drivers/CMSIS/core_cm3.h **** 
 719:Drivers/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/core_cm3.h **** 
 723:Drivers/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/core_cm3.h **** 
 727:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/core_cm3.h **** 
 730:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/core_cm3.h **** 
 733:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/core_cm3.h **** 
 735:Drivers/CMSIS/core_cm3.h **** 
 736:Drivers/CMSIS/core_cm3.h **** /**
 737:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/core_cm3.h ****   @{
 741:Drivers/CMSIS/core_cm3.h ****  */
 742:Drivers/CMSIS/core_cm3.h **** 
 743:Drivers/CMSIS/core_cm3.h **** /**
 744:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/core_cm3.h ****  */
 746:Drivers/CMSIS/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/core_cm3.h **** {
 748:Drivers/CMSIS/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/core_cm3.h ****   {
 750:Drivers/CMSIS/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 15


 775:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/core_cm3.h **** 
 782:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/core_cm3.h **** 
 786:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/core_cm3.h **** 
 790:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/core_cm3.h **** 
 793:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/core_cm3.h **** 
 796:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/core_cm3.h **** 
 799:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/core_cm3.h **** 
 802:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/core_cm3.h **** 
 805:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/core_cm3.h **** 
 808:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/core_cm3.h **** 
 811:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/core_cm3.h **** 
 814:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/core_cm3.h **** 
 818:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/core_cm3.h **** 
 822:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/core_cm3.h **** 
 826:Drivers/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/core_cm3.h **** 
 830:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 16


 832:Drivers/CMSIS/core_cm3.h **** 
 833:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/core_cm3.h **** 
 836:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/core_cm3.h **** 
 838:Drivers/CMSIS/core_cm3.h **** 
 839:Drivers/CMSIS/core_cm3.h **** /**
 840:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/core_cm3.h ****   @{
 844:Drivers/CMSIS/core_cm3.h ****  */
 845:Drivers/CMSIS/core_cm3.h **** 
 846:Drivers/CMSIS/core_cm3.h **** /**
 847:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/core_cm3.h ****  */
 849:Drivers/CMSIS/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/core_cm3.h **** {
 851:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/core_cm3.h **** 
 876:Drivers/CMSIS/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/core_cm3.h **** 
 880:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/core_cm3.h **** 
 883:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/core_cm3.h **** 
 886:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 17


 889:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/core_cm3.h **** 
 892:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/core_cm3.h **** 
 895:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/core_cm3.h **** 
 898:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/core_cm3.h **** 
 901:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/core_cm3.h **** 
 904:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/core_cm3.h **** 
 907:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/core_cm3.h **** 
 910:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/core_cm3.h **** 
 913:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/core_cm3.h **** 
 916:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/core_cm3.h **** 
 919:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/core_cm3.h **** 
 922:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/core_cm3.h **** 
 925:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/core_cm3.h **** 
 928:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/core_cm3.h **** 
 931:Drivers/CMSIS/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/core_cm3.h **** 
 935:Drivers/CMSIS/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/core_cm3.h **** 
 939:Drivers/CMSIS/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/core_cm3.h **** 
 943:Drivers/CMSIS/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 18


 946:Drivers/CMSIS/core_cm3.h **** 
 947:Drivers/CMSIS/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/core_cm3.h **** 
 951:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/core_cm3.h **** 
 955:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/core_cm3.h **** 
 959:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/core_cm3.h **** 
 962:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/core_cm3.h **** 
 965:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/core_cm3.h **** 
 968:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/core_cm3.h **** 
 971:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/core_cm3.h **** 
 974:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/core_cm3.h **** 
 977:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/core_cm3.h **** 
 980:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/core_cm3.h **** 
 983:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/core_cm3.h **** 
 985:Drivers/CMSIS/core_cm3.h **** 
 986:Drivers/CMSIS/core_cm3.h **** /**
 987:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/core_cm3.h ****   @{
 991:Drivers/CMSIS/core_cm3.h ****  */
 992:Drivers/CMSIS/core_cm3.h **** 
 993:Drivers/CMSIS/core_cm3.h **** /**
 994:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/core_cm3.h ****  */
 996:Drivers/CMSIS/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/core_cm3.h **** {
 998:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[55U];
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 19


1003:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/core_cm3.h **** 
1024:Drivers/CMSIS/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/core_cm3.h **** 
1028:Drivers/CMSIS/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/core_cm3.h **** 
1032:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/core_cm3.h **** 
1036:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/core_cm3.h **** 
1039:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/core_cm3.h **** 
1042:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/core_cm3.h **** 
1045:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/core_cm3.h **** 
1049:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/core_cm3.h **** 
1052:Drivers/CMSIS/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/core_cm3.h **** 
1056:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 20


1060:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/core_cm3.h **** 
1063:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/core_cm3.h **** 
1066:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/core_cm3.h **** 
1069:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/core_cm3.h **** 
1072:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/core_cm3.h **** 
1075:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/core_cm3.h **** 
1078:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/core_cm3.h **** 
1082:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/core_cm3.h **** 
1085:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/core_cm3.h **** 
1089:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/core_cm3.h **** 
1092:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/core_cm3.h **** 
1095:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/core_cm3.h **** 
1098:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/core_cm3.h **** 
1101:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/core_cm3.h **** 
1104:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/core_cm3.h **** 
1107:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/core_cm3.h **** 
1111:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/core_cm3.h **** 
1114:Drivers/CMSIS/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 21


1117:Drivers/CMSIS/core_cm3.h **** 
1118:Drivers/CMSIS/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/core_cm3.h **** 
1122:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/core_cm3.h **** 
1125:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/core_cm3.h **** 
1128:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/core_cm3.h **** 
1131:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/core_cm3.h **** 
1134:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/core_cm3.h **** 
1137:Drivers/CMSIS/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/core_cm3.h **** 
1141:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/core_cm3.h **** 
1144:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/core_cm3.h **** 
1146:Drivers/CMSIS/core_cm3.h **** 
1147:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/core_cm3.h **** /**
1149:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/core_cm3.h ****   @{
1153:Drivers/CMSIS/core_cm3.h ****  */
1154:Drivers/CMSIS/core_cm3.h **** 
1155:Drivers/CMSIS/core_cm3.h **** /**
1156:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/core_cm3.h ****  */
1158:Drivers/CMSIS/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/core_cm3.h **** {
1160:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/core_cm3.h **** 
1173:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 22


1174:Drivers/CMSIS/core_cm3.h **** 
1175:Drivers/CMSIS/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/core_cm3.h **** 
1179:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/core_cm3.h **** 
1182:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/core_cm3.h **** 
1185:Drivers/CMSIS/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/core_cm3.h **** 
1189:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/core_cm3.h **** 
1192:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/core_cm3.h **** 
1195:Drivers/CMSIS/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/core_cm3.h **** 
1199:Drivers/CMSIS/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/core_cm3.h **** 
1203:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/core_cm3.h **** 
1206:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/core_cm3.h **** 
1209:Drivers/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/core_cm3.h **** 
1213:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/core_cm3.h **** 
1216:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/core_cm3.h **** 
1219:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/core_cm3.h **** 
1222:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/core_cm3.h **** 
1225:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/core_cm3.h **** 
1228:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 23


1231:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/core_cm3.h **** 
1234:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/core_cm3.h **** 
1237:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/core_cm3.h **** 
1240:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/core_cm3.h **** #endif
1242:Drivers/CMSIS/core_cm3.h **** 
1243:Drivers/CMSIS/core_cm3.h **** 
1244:Drivers/CMSIS/core_cm3.h **** /**
1245:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/core_cm3.h ****   @{
1249:Drivers/CMSIS/core_cm3.h ****  */
1250:Drivers/CMSIS/core_cm3.h **** 
1251:Drivers/CMSIS/core_cm3.h **** /**
1252:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/core_cm3.h ****  */
1254:Drivers/CMSIS/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/core_cm3.h **** {
1256:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/core_cm3.h **** 
1262:Drivers/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/core_cm3.h **** 
1266:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/core_cm3.h **** 
1269:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/core_cm3.h **** 
1272:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/core_cm3.h **** 
1275:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/core_cm3.h **** 
1278:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/core_cm3.h **** 
1281:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/core_cm3.h **** 
1284:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/core_cm3.h **** 
1287:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 24


1288:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/core_cm3.h **** 
1290:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/core_cm3.h **** 
1293:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/core_cm3.h **** 
1296:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/core_cm3.h **** 
1299:Drivers/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/core_cm3.h **** 
1303:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/core_cm3.h **** 
1306:Drivers/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/core_cm3.h **** 
1310:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/core_cm3.h **** 
1313:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/core_cm3.h **** 
1316:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/core_cm3.h **** 
1319:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/core_cm3.h **** 
1322:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/core_cm3.h **** 
1325:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/core_cm3.h **** 
1328:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/core_cm3.h **** 
1331:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/core_cm3.h **** 
1334:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/core_cm3.h **** 
1337:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/core_cm3.h **** 
1340:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/core_cm3.h **** 
1343:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 25


1345:Drivers/CMSIS/core_cm3.h **** 
1346:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/core_cm3.h **** 
1348:Drivers/CMSIS/core_cm3.h **** 
1349:Drivers/CMSIS/core_cm3.h **** /**
1350:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/core_cm3.h ****   @{
1354:Drivers/CMSIS/core_cm3.h ****  */
1355:Drivers/CMSIS/core_cm3.h **** 
1356:Drivers/CMSIS/core_cm3.h **** /**
1357:Drivers/CMSIS/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/core_cm3.h **** */
1362:Drivers/CMSIS/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/core_cm3.h **** 
1364:Drivers/CMSIS/core_cm3.h **** /**
1365:Drivers/CMSIS/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/core_cm3.h **** */
1370:Drivers/CMSIS/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/core_cm3.h **** 
1372:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/core_cm3.h **** 
1374:Drivers/CMSIS/core_cm3.h **** 
1375:Drivers/CMSIS/core_cm3.h **** /**
1376:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/core_cm3.h ****   @{
1380:Drivers/CMSIS/core_cm3.h ****  */
1381:Drivers/CMSIS/core_cm3.h **** 
1382:Drivers/CMSIS/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/core_cm3.h **** 
1392:Drivers/CMSIS/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/core_cm3.h **** 
1401:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 26


1402:Drivers/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/core_cm3.h **** #endif
1405:Drivers/CMSIS/core_cm3.h **** 
1406:Drivers/CMSIS/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/core_cm3.h **** 
1408:Drivers/CMSIS/core_cm3.h **** 
1409:Drivers/CMSIS/core_cm3.h **** 
1410:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/core_cm3.h **** /**
1419:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/core_cm3.h **** */
1421:Drivers/CMSIS/core_cm3.h **** 
1422:Drivers/CMSIS/core_cm3.h **** 
1423:Drivers/CMSIS/core_cm3.h **** 
1424:Drivers/CMSIS/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/core_cm3.h **** /**
1426:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/core_cm3.h ****   @{
1430:Drivers/CMSIS/core_cm3.h ****  */
1431:Drivers/CMSIS/core_cm3.h **** 
1432:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/core_cm3.h ****   #endif
1436:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/core_cm3.h **** #else
1438:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/core_cm3.h **** 
1452:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/core_cm3.h ****   #endif
1456:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/core_cm3.h **** #else
1458:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 27


1459:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/core_cm3.h **** 
1462:Drivers/CMSIS/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/core_cm3.h **** 
1464:Drivers/CMSIS/core_cm3.h **** 
1465:Drivers/CMSIS/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/core_cm3.h **** 
1470:Drivers/CMSIS/core_cm3.h **** 
1471:Drivers/CMSIS/core_cm3.h **** /**
1472:Drivers/CMSIS/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/core_cm3.h ****  */
1480:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/core_cm3.h **** {
1482:Drivers/CMSIS/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/core_cm3.h **** 
1485:Drivers/CMSIS/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/core_cm3.h **** }
1492:Drivers/CMSIS/core_cm3.h **** 
1493:Drivers/CMSIS/core_cm3.h **** 
1494:Drivers/CMSIS/core_cm3.h **** /**
1495:Drivers/CMSIS/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/core_cm3.h ****  */
1499:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/core_cm3.h **** {
1501:Drivers/CMSIS/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/core_cm3.h **** }
1503:Drivers/CMSIS/core_cm3.h **** 
1504:Drivers/CMSIS/core_cm3.h **** 
1505:Drivers/CMSIS/core_cm3.h **** /**
1506:Drivers/CMSIS/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/core_cm3.h ****  */
1511:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/core_cm3.h **** {
  26              		.loc 1 1512 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 28


  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 FB71     		strb	r3, [r7, #7]
1513:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  43              		.loc 1 1513 6
  44 000a 97F90730 		ldrsb	r3, [r7, #7]
  45 000e 002B     		cmp	r3, #0
  46 0010 0BDB     		blt	.L3
1514:Drivers/CMSIS/core_cm3.h ****   {
1515:Drivers/CMSIS/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  47              		.loc 1 1515 81
  48 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  49 0014 03F01F02 		and	r2, r3, #31
  50              		.loc 1 1515 9
  51 0018 0649     		ldr	r1, .L4
  52              		.loc 1 1515 18
  53 001a 97F90730 		ldrsb	r3, [r7, #7]
  54              		.loc 1 1515 34
  55 001e 5B09     		lsrs	r3, r3, #5
  56              		.loc 1 1515 45
  57 0020 0120     		movs	r0, #1
  58 0022 00FA02F2 		lsl	r2, r0, r2
  59              		.loc 1 1515 43
  60 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  61              	.L3:
1516:Drivers/CMSIS/core_cm3.h ****   }
1517:Drivers/CMSIS/core_cm3.h **** }
  62              		.loc 1 1517 1
  63 002a 00BF     		nop
  64 002c 0C37     		adds	r7, r7, #12
  65              	.LCFI3:
  66              		.cfi_def_cfa_offset 4
  67 002e BD46     		mov	sp, r7
  68              	.LCFI4:
  69              		.cfi_def_cfa_register 13
  70              		@ sp needed
  71 0030 80BC     		pop	{r7}
  72              	.LCFI5:
  73              		.cfi_restore 7
  74              		.cfi_def_cfa_offset 0
  75 0032 7047     		bx	lr
  76              	.L5:
  77              		.align	2
  78              	.L4:
  79 0034 00E100E0 		.word	-536813312
  80              		.cfi_endproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 29


  81              	.LFE46:
  83              		.section	.text.CMSIS_Debug_init,"ax",%progbits
  84              		.align	1
  85              		.global	CMSIS_Debug_init
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  90              	CMSIS_Debug_init:
  91              	.LFB68:
  92              		.file 2 "Core/Src/stm32f103xx_CMSIS.c"
   1:Core/Src/stm32f103xx_CMSIS.c **** /**
   2:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
   3:Core/Src/stm32f103xx_CMSIS.c ****  *  @file stm32f103xx_CMSIS.c
   4:Core/Src/stm32f103xx_CMSIS.c ****  *  @brief CMSIS    STM32F103C8T6
   5:Core/Src/stm32f103xx_CMSIS.c ****  *  @author  
   6:Core/Src/stm32f103xx_CMSIS.c ****  *  @date 17.07.2022
   7:Core/Src/stm32f103xx_CMSIS.c ****  *
   8:Core/Src/stm32f103xx_CMSIS.c ****   ******************************************************************************
   9:Core/Src/stm32f103xx_CMSIS.c ****  * @attention
  10:Core/Src/stm32f103xx_CMSIS.c ****  *
  11:Core/Src/stm32f103xx_CMSIS.c ****  *       CMSIS 
  12:Core/Src/stm32f103xx_CMSIS.c ****  *   STM32F103C8T6
  13:Core/Src/stm32f103xx_CMSIS.c ****  *
  14:Core/Src/stm32f103xx_CMSIS.c ****  *  YouTube: https://www.youtube.com/channel/UCzZKTNVpcMSALU57G1THoVw
  15:Core/Src/stm32f103xx_CMSIS.c ****  *  GitHub: https://github.com/Solderingironspb/Lessons-Stm32/blob/master/README.md
  16:Core/Src/stm32f103xx_CMSIS.c ****  *   : https://vk.com/solderingiron.stm32
  17:Core/Src/stm32f103xx_CMSIS.c ****  *    Reference Manual: https://www.st.com/resource/en/reference_manual/cd0017119
  18:Core/Src/stm32f103xx_CMSIS.c ****  *
  19:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
  20:Core/Src/stm32f103xx_CMSIS.c ****  */
  21:Core/Src/stm32f103xx_CMSIS.c **** 
  22:Core/Src/stm32f103xx_CMSIS.c **** #include "stm32f103xx_CMSIS.h"
  23:Core/Src/stm32f103xx_CMSIS.c **** 
  24:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
  25:Core/Src/stm32f103xx_CMSIS.c **** #include "FreeRTOS.h"
  26:Core/Src/stm32f103xx_CMSIS.c **** #endif
  27:Core/Src/stm32f103xx_CMSIS.c **** 
  28:Core/Src/stm32f103xx_CMSIS.c ****  /*=================================  DEBUG =====================================
  29:Core/Src/stm32f103xx_CMSIS.c **** 
  30:Core/Src/stm32f103xx_CMSIS.c ****  /**
  31:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  32:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Debug port mapping
  33:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.3.5 JTAG/SWD alternate function remapping (. 177)
  34:Core/Src/stm32f103xx_CMSIS.c ****  *        ,  
  35:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  36:Core/Src/stm32f103xx_CMSIS.c ****  */
  37:Core/Src/stm32f103xx_CMSIS.c **** 
  38:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Debug_init(void) {
  93              		.loc 2 38 29
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 1, uses_anonymous_args = 0
  97              		@ link register save eliminated.
  98 0000 80B4     		push	{r7}
  99              	.LCFI6:
 100              		.cfi_def_cfa_offset 4
 101              		.cfi_offset 7, -4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 30


 102 0002 00AF     		add	r7, sp, #0
 103              	.LCFI7:
 104              		.cfi_def_cfa_register 7
  39:Core/Src/stm32f103xx_CMSIS.c **** 	/**
  40:Core/Src/stm32f103xx_CMSIS.c **** 	*  Alternate function GPIO port
  41:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTMS / SWDIO PA13
  42:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTCK / SWCLK PA14
  43:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTDI PA15
  44:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTDO / TRACESWO PB3
  45:Core/Src/stm32f103xx_CMSIS.c **** 	*  NJTRST PB4
  46:Core/Src/stm32f103xx_CMSIS.c **** 	*/
  47:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   A
 105              		.loc 2 47 2
 106 0004 124B     		ldr	r3, .L7
 107 0006 9B69     		ldr	r3, [r3, #24]
 108 0008 114A     		ldr	r2, .L7
 109 000a 43F00403 		orr	r3, r3, #4
 110 000e 9361     		str	r3, [r2, #24]
  48:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 111              		.loc 2 48 2
 112 0010 0F4B     		ldr	r3, .L7
 113 0012 9B69     		ldr	r3, [r3, #24]
 114 0014 0E4A     		ldr	r2, .L7
 115 0016 43F00103 		orr	r3, r3, #1
 116 001a 9361     		str	r3, [r2, #24]
  49:Core/Src/stm32f103xx_CMSIS.c **** 
  50:Core/Src/stm32f103xx_CMSIS.c **** 	/**
  51:Core/Src/stm32f103xx_CMSIS.c **** 	 *     . 9.4.2 AF remap and debug I/O configuration re
  52:Core/Src/stm32f103xx_CMSIS.c **** 	 */
  53:Core/Src/stm32f103xx_CMSIS.c **** 
  54:Core/Src/stm32f103xx_CMSIS.c **** 	 /**
  55:Core/Src/stm32f103xx_CMSIS.c **** 	 *  Bits 26:24 SWJ_CFG[2:0]: Serial wire JTAG configuration
  56:Core/Src/stm32f103xx_CMSIS.c **** 	 *  These bits are write-only (when read, the value is undefined). They are used to configure the
  57:Core/Src/stm32f103xx_CMSIS.c **** 	 *  SWJ and trace alternate function I/Os. The SWJ (Serial Wire JTAG) supports JTAG or SWD
  58:Core/Src/stm32f103xx_CMSIS.c **** 	 *  access to the Cortex debug port. The default state after reset is SWJ ON without trace.
  59:Core/Src/stm32f103xx_CMSIS.c **** 	 *  This allows JTAG or SW mode to be enabled by sending a specific sequence on the JTMS / JTCK pi
  60:Core/Src/stm32f103xx_CMSIS.c **** 	 *  000: Full SWJ (JTAG-DP + SW-DP): Reset State          (JTAG 5 pins ) -
  61:Core/Src/stm32f103xx_CMSIS.c **** 	 *  001: Full SWJ (JTAG-DP + SW-DP) but without NJTRST    (JTAG 4 pins)
  62:Core/Src/stm32f103xx_CMSIS.c **** 	 *  010: JTAG-DP Disabled and SW-DP Enabled               (Serial wire)
  63:Core/Src/stm32f103xx_CMSIS.c **** 	 *  100: JTAG-DP Disabled and SW-DP Disabled              (No Debug)
  64:Core/Src/stm32f103xx_CMSIS.c **** 	 *  Other combinations: no effect
  65:Core/Src/stm32f103xx_CMSIS.c **** 	 */
  66:Core/Src/stm32f103xx_CMSIS.c **** 
  67:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, 0b010 << AFIO_MAPR_SWJ_CFG_Pos); //Serial wire
 117              		.loc 2 67 2
 118 001c 0D4B     		ldr	r3, .L7+4
 119 001e 5B68     		ldr	r3, [r3, #4]
 120 0020 23F0E063 		bic	r3, r3, #117440512
 121 0024 0B4A     		ldr	r2, .L7+4
 122 0026 43F00073 		orr	r3, r3, #33554432
 123 002a 5360     		str	r3, [r2, #4]
  68:Core/Src/stm32f103xx_CMSIS.c **** 
  69:Core/Src/stm32f103xx_CMSIS.c **** 	/**
  70:Core/Src/stm32f103xx_CMSIS.c **** 	*    Serial wire:
  71:Core/Src/stm32f103xx_CMSIS.c **** 	*  PA13 /JTMS/SWDIO
  72:Core/Src/stm32f103xx_CMSIS.c **** 	*  PA14 /JTCK/SWCLK.
  73:Core/Src/stm32f103xx_CMSIS.c **** 	*  PA15, PB3  PB4 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 31


  74:Core/Src/stm32f103xx_CMSIS.c **** 	*/
  75:Core/Src/stm32f103xx_CMSIS.c **** 	/*    
  76:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 124              		.loc 2 76 7
 125 002c 0A4B     		ldr	r3, .L7+8
 126              		.loc 2 76 14
 127 002e 4FF4B032 		mov	r2, #90112
 128 0032 9A61     		str	r2, [r3, #24]
  77:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR = GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 129              		.loc 2 77 7
 130 0034 084B     		ldr	r3, .L7+8
 131              		.loc 2 77 14
 132 0036 4FF4C042 		mov	r2, #24576
 133 003a 9A61     		str	r2, [r3, #24]
  78:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 134              		.loc 2 78 7
 135 003c 064B     		ldr	r3, .L7+8
 136              		.loc 2 78 14
 137 003e 4FF4B032 		mov	r2, #90112
 138 0042 9A61     		str	r2, [r3, #24]
  79:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR;
 139              		.loc 2 79 7
 140 0044 044B     		ldr	r3, .L7+8
 141 0046 9B69     		ldr	r3, [r3, #24]
  80:Core/Src/stm32f103xx_CMSIS.c **** }
 142              		.loc 2 80 1
 143 0048 00BF     		nop
 144 004a BD46     		mov	sp, r7
 145              	.LCFI8:
 146              		.cfi_def_cfa_register 13
 147              		@ sp needed
 148 004c 80BC     		pop	{r7}
 149              	.LCFI9:
 150              		.cfi_restore 7
 151              		.cfi_def_cfa_offset 0
 152 004e 7047     		bx	lr
 153              	.L8:
 154              		.align	2
 155              	.L7:
 156 0050 00100240 		.word	1073876992
 157 0054 00000140 		.word	1073807360
 158 0058 00080140 		.word	1073809408
 159              		.cfi_endproc
 160              	.LFE68:
 162              		.section	.text.CMSIS_RCC_SystemClock_72MHz,"ax",%progbits
 163              		.align	1
 164              		.global	CMSIS_RCC_SystemClock_72MHz
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 169              	CMSIS_RCC_SystemClock_72MHz:
 170              	.LFB69:
  81:Core/Src/stm32f103xx_CMSIS.c **** 
  82:Core/Src/stm32f103xx_CMSIS.c **** 
  83:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  RCC =======================================*/
  84:Core/Src/stm32f103xx_CMSIS.c **** /**
  85:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 32


  86:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   STM32F103C8T6   72MHz   
  87:Core/Src/stm32f103xx_CMSIS.c ****  *      8 MHz
  88:Core/Src/stm32f103xx_CMSIS.c ****  *  ADC   12MHz
  89:Core/Src/stm32f103xx_CMSIS.c ****  *  USB   48MHz
  90:Core/Src/stm32f103xx_CMSIS.c ****  *  MCO   PLL    36MHz
  91:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .7.3 RCC registers (. 99)
  92:Core/Src/stm32f103xx_CMSIS.c ****  *       FLASH  
  93:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .3.2 Memory organization (. 49)
  94:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  95:Core/Src/stm32f103xx_CMSIS.c ****  */
  96:Core/Src/stm32f103xx_CMSIS.c **** 
  97:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_SystemClock_72MHz(void) {
 171              		.loc 2 97 40
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 176 0000 80B4     		push	{r7}
 177              	.LCFI10:
 178              		.cfi_def_cfa_offset 4
 179              		.cfi_offset 7, -4
 180 0002 00AF     		add	r7, sp, #0
 181              	.LCFI11:
 182              		.cfi_def_cfa_register 7
  98:Core/Src/stm32f103xx_CMSIS.c **** 
  99:Core/Src/stm32f103xx_CMSIS.c **** 	/*   . 7.3.1 Clock control register (RCC_CR)*/
 100:Core/Src/stm32f103xx_CMSIS.c **** 
 101:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 102:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 0 HSION : Internal high - speed clock enable
 103:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software.
 104:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to force the internal 8 MHz RC oscillator ON when leaving Stop or Standby
 105:Core/Src/stm32f103xx_CMSIS.c **** 	*  mode or in case of failure of the external 4 - 16 MHz oscillator used directly or indirectly as
 106:Core/Src/stm32f103xx_CMSIS.c **** 	*  system clock.This bit cannot be reset if the internal 8 MHz RC is used directly or indirectly
 107:Core/Src/stm32f103xx_CMSIS.c **** 	*  as system clock or is selected to become the system clock.
 108:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : internal 8 MHz RC oscillator OFF
 109:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : internal 8 MHz RC oscillator ON
 110:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 111:Core/Src/stm32f103xx_CMSIS.c **** 
 112:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_HSION); //  RC  
 183              		.loc 2 112 2
 184 0004 474B     		ldr	r3, .L13
 185 0006 1B68     		ldr	r3, [r3]
 186 0008 464A     		ldr	r2, .L13
 187 000a 43F00103 		orr	r3, r3, #1
 188 000e 1360     		str	r3, [r2]
 113:Core/Src/stm32f103xx_CMSIS.c **** 
 114:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 115:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 1 HSIRDY : Internal high - speed clock ready flag
 116:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that internal 8 MHz RC oscillator is stable.After the HSION bit is
 117:Core/Src/stm32f103xx_CMSIS.c **** 	*  cleared, HSIRDY goes low after 6 internal 8 MHz RC oscillator clock cycles.
 118:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : internal 8 MHz RC oscillator not ready
 119:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : internal 8 MHz RC oscillator ready
 120:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 121:Core/Src/stm32f103xx_CMSIS.c **** 
 122:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0) ; //    
 189              		.loc 2 122 8
 190 0010 00BF     		nop
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 33


 191              	.L10:
 192              		.loc 2 122 9 discriminator 1
 193 0012 444B     		ldr	r3, .L13
 194 0014 1B68     		ldr	r3, [r3]
 195 0016 03F00203 		and	r3, r3, #2
 196              		.loc 2 122 8 discriminator 1
 197 001a 002B     		cmp	r3, #0
 198 001c F9D0     		beq	.L10
 123:Core/Src/stm32f103xx_CMSIS.c **** 
 124:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 125:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 2 Reserved, must be kept at reset value.
 126:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 127:Core/Src/stm32f103xx_CMSIS.c **** 
 128:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 129:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 7:3 HSITRIM[4:0]: Internal high-speed clock trimming
 130:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits provide an additional user-programmable trimming value that is added to the
 131:Core/Src/stm32f103xx_CMSIS.c **** 	*  HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature
 132:Core/Src/stm32f103xx_CMSIS.c **** 	*  that influence the frequency of the internal HSI RC.
 133:Core/Src/stm32f103xx_CMSIS.c **** 	*  The default value is 16, which, when added to the HSICAL value, should trim the HSI to 8
 134:Core/Src/stm32f103xx_CMSIS.c **** 	*  MHz  1%. The trimming step (Fhsitrim) is around 40 kHz between two consecutive HSICAL steps.
 135:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 136:Core/Src/stm32f103xx_CMSIS.c **** 	//  -
 137:Core/Src/stm32f103xx_CMSIS.c **** 
 138:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 139:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 15:8 HSICAL[7:0]: Internal high-speed clock calibration
 140:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits are initialized automatically at startup.
 141:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 142:Core/Src/stm32f103xx_CMSIS.c **** 	//     -
 143:Core/Src/stm32f103xx_CMSIS.c **** 
 144:Core/Src/stm32f103xx_CMSIS.c **** 	// -    , 
 145:Core/Src/stm32f103xx_CMSIS.c **** 
 146:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 147:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 18 HSEBYP: External high-speed clock bypass
 148:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to bypass the oscillator with an external clock. The external
 149:Core/Src/stm32f103xx_CMSIS.c **** 	*  clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit
 150:Core/Src/stm32f103xx_CMSIS.c **** 	*  can be written only if the HSE oscillator is disabled.
 151:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: external 4-16 MHz oscillator not bypassed
 152:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: external 4-16 MHz oscillator bypassed with external clock
 153:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 154:Core/Src/stm32f103xx_CMSIS.c **** 
 155:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); //     0( 
 199              		.loc 2 155 2
 200 001e 414B     		ldr	r3, .L13
 201 0020 1B68     		ldr	r3, [r3]
 202 0022 404A     		ldr	r2, .L13
 203 0024 23F48023 		bic	r3, r3, #262144
 204 0028 1360     		str	r3, [r2]
 156:Core/Src/stm32f103xx_CMSIS.c **** 
 157:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 158:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 16 HSEON: HSE clock enable
 159:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software.
 160:Core/Src/stm32f103xx_CMSIS.c **** 	*  Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This
 161:Core/Src/stm32f103xx_CMSIS.c **** 	*  bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.
 162:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSE oscillator OFF
 163:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE oscillator ON
 164:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 165:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 34


 166:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_HSEON); //   
 205              		.loc 2 166 2
 206 002a 3E4B     		ldr	r3, .L13
 207 002c 1B68     		ldr	r3, [r3]
 208 002e 3D4A     		ldr	r2, .L13
 209 0030 43F48033 		orr	r3, r3, #65536
 210 0034 1360     		str	r3, [r2]
 167:Core/Src/stm32f103xx_CMSIS.c **** 
 168:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 169:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 17 HSERDY: External high-speed clock ready flag
 170:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that the HSE oscillator is stable. This bit needs 6 cycles of the
 171:Core/Src/stm32f103xx_CMSIS.c **** 	*  HSE oscillator clock to fall down after HSEON reset.
 172:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSE oscillator not ready
 173:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE oscillator ready
 174:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 175:Core/Src/stm32f103xx_CMSIS.c **** 
 176:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0) ; //    
 211              		.loc 2 176 8
 212 0036 00BF     		nop
 213              	.L11:
 214              		.loc 2 176 9 discriminator 1
 215 0038 3A4B     		ldr	r3, .L13
 216 003a 1B68     		ldr	r3, [r3]
 217 003c 03F40033 		and	r3, r3, #131072
 218              		.loc 2 176 8 discriminator 1
 219 0040 002B     		cmp	r3, #0
 220 0042 F9D0     		beq	.L11
 177:Core/Src/stm32f103xx_CMSIS.c **** 
 178:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 179:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 19 CSSON: Clock security system enable
 180:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to enable the clock security system. When CSSON is set, the
 181:Core/Src/stm32f103xx_CMSIS.c **** 	*  clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by
 182:Core/Src/stm32f103xx_CMSIS.c **** 	*  hardware if a HSE clock failure is detected.
 183:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Clock detector OFF
 184:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Clock detector ON (Clock detector ON if the HSE oscillator is ready , OFF if not).
 185:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 186:Core/Src/stm32f103xx_CMSIS.c **** 
 187:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_CSSON); // CSS
 221              		.loc 2 187 2
 222 0044 374B     		ldr	r3, .L13
 223 0046 1B68     		ldr	r3, [r3]
 224 0048 364A     		ldr	r2, .L13
 225 004a 43F40023 		orr	r3, r3, #524288
 226 004e 1360     		str	r3, [r2]
 188:Core/Src/stm32f103xx_CMSIS.c **** 
 189:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 190:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 23 : 20 Reserved, must be kept at reset value.
 191:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 192:Core/Src/stm32f103xx_CMSIS.c **** 
 193:Core/Src/stm32f103xx_CMSIS.c **** 
 194:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 195:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 24 PLLON: PLL enable
 196:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to enable PLL.
 197:Core/Src/stm32f103xx_CMSIS.c **** 	*  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 198:Core/Src/stm32f103xx_CMSIS.c **** 	*  PLL clock is used as system clock or is selected to become the system clock.
 199:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL OFF
 200:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL ON
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 35


 201:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 202:Core/Src/stm32f103xx_CMSIS.c **** 
 203:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL,   , .. 
 204:Core/Src/stm32f103xx_CMSIS.c **** 
 205:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 206:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 25 PLLRDY: PLL clock ready flag
 207:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that the PLL is locked.
 208:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL unlocked
 209:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL locked
 210:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 211:Core/Src/stm32f103xx_CMSIS.c **** 
 212:Core/Src/stm32f103xx_CMSIS.c **** 	//while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0) ; //    
 213:Core/Src/stm32f103xx_CMSIS.c **** 
 214:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 215:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:26 Reserved, must be kept at reset value.
 216:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 217:Core/Src/stm32f103xx_CMSIS.c **** 
 218:Core/Src/stm32f103xx_CMSIS.c **** 	//     7.3.2 Clock configuration register (RCC
 219:Core/Src/stm32f103xx_CMSIS.c **** 	// ,  PPL    ,   
 220:Core/Src/stm32f103xx_CMSIS.c **** 
 221:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 222:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 1:0 SW: System clock switch
 223:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to select SYSCLK source.
 224:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of
 225:Core/Src/stm32f103xx_CMSIS.c **** 	*  failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Securit
 226:Core/Src/stm32f103xx_CMSIS.c **** 	*  00: HSI selected as system clock
 227:Core/Src/stm32f103xx_CMSIS.c **** 	*  01: HSE selected as system clock
 228:Core/Src/stm32f103xx_CMSIS.c **** 	*  10: PLL selected as system clock
 229:Core/Src/stm32f103xx_CMSIS.c **** 	*  11: not allowed
 230:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 231:Core/Src/stm32f103xx_CMSIS.c **** 
 232:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_HSE); // HSE   Syst
 227              		.loc 2 232 2
 228 0050 344B     		ldr	r3, .L13
 229 0052 5B68     		ldr	r3, [r3, #4]
 230 0054 23F00303 		bic	r3, r3, #3
 231 0058 324A     		ldr	r2, .L13
 232 005a 43F00103 		orr	r3, r3, #1
 233 005e 5360     		str	r3, [r2, #4]
 233:Core/Src/stm32f103xx_CMSIS.c **** 	//p.s.  KARMA Electronics  .
 234:Core/Src/stm32f103xx_CMSIS.c **** 
 235:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 236:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 3:2 SWS: System clock switch status
 237:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by hardware to indicate which clock source is used as system clock.
 238:Core/Src/stm32f103xx_CMSIS.c **** 	*  00: HSI oscillator used as system clock
 239:Core/Src/stm32f103xx_CMSIS.c **** 	*  01: HSE oscillator used as system clock
 240:Core/Src/stm32f103xx_CMSIS.c **** 	*  10: PLL used as system clock
 241:Core/Src/stm32f103xx_CMSIS.c **** 	*  11: not applicable
 242:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 243:Core/Src/stm32f103xx_CMSIS.c **** 
 244:Core/Src/stm32f103xx_CMSIS.c **** 	// 
 245:Core/Src/stm32f103xx_CMSIS.c **** 
 246:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 247:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 7:4 HPRE: AHB prescaler
 248:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to control the division factor of the AHB clock.
 249:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xxx: SYSCLK not divided
 250:Core/Src/stm32f103xx_CMSIS.c **** 	*  1000: SYSCLK divided by 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 36


 251:Core/Src/stm32f103xx_CMSIS.c **** 	*  1001: SYSCLK divided by 4
 252:Core/Src/stm32f103xx_CMSIS.c **** 	*  1010: SYSCLK divided by 8
 253:Core/Src/stm32f103xx_CMSIS.c **** 	*  1011: SYSCLK divided by 16
 254:Core/Src/stm32f103xx_CMSIS.c **** 	*  1100: SYSCLK divided by 64
 255:Core/Src/stm32f103xx_CMSIS.c **** 	*  1101: SYSCLK divided by 128
 256:Core/Src/stm32f103xx_CMSIS.c **** 	*  1110: SYSCLK divided by 256
 257:Core/Src/stm32f103xx_CMSIS.c **** 	*  1111: SYSCLK divided by 512
 258:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: The prefetch buffer must be kept on when using a prescaler different from 1 on the
 259:Core/Src/stm32f103xx_CMSIS.c **** 	*  AHB clock. Refer to Reading the Flash memory section for more details.
 260:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 261:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1); //APB Prescaler /1
 234              		.loc 2 261 2
 235 0060 304B     		ldr	r3, .L13
 236 0062 5B68     		ldr	r3, [r3, #4]
 237 0064 2F4A     		ldr	r2, .L13
 238 0066 23F0F003 		bic	r3, r3, #240
 239 006a 5360     		str	r3, [r2, #4]
 262:Core/Src/stm32f103xx_CMSIS.c **** 	//   Note    Flash(. . 58)
 263:Core/Src/stm32f103xx_CMSIS.c **** 
 264:Core/Src/stm32f103xx_CMSIS.c **** 	//    Flash (Flash access control register (FLAS
 265:Core/Src/stm32f103xx_CMSIS.c **** 
 266:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 267:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 2:0 LATENCY: Latency
 268:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits represent the ratio of the SYSCLK (system clock) period to the Flash access time.
 269:Core/Src/stm32f103xx_CMSIS.c **** 	*  000 Zero wait state, if 0 < SYSCLK <= 24 MHz
 270:Core/Src/stm32f103xx_CMSIS.c **** 	*  001 One wait state, if 24 MHz < SYSCLK <= 48 MHz
 271:Core/Src/stm32f103xx_CMSIS.c **** 	*  010 Two wait states, if 48 MHz < SYSCLK <= 72 MHz
 272:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 273:Core/Src/stm32f103xx_CMSIS.c **** 
 274:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, 0b010 << FLASH_ACR_LATENCY_Pos); //010 Two wait states, 
 240              		.loc 2 274 2
 241 006c 2E4B     		ldr	r3, .L13+4
 242 006e 1B68     		ldr	r3, [r3]
 243 0070 23F00703 		bic	r3, r3, #7
 244 0074 2C4A     		ldr	r2, .L13+4
 245 0076 43F00203 		orr	r3, r3, #2
 246 007a 1360     		str	r3, [r2]
 275:Core/Src/stm32f103xx_CMSIS.c **** 
 276:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 277:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 3 HLFCYA: Flash half cycle access enable
 278:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Half cycle is disabled
 279:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Half cycle is enabled
 280:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 281:Core/Src/stm32f103xx_CMSIS.c **** 	//    ,   
 282:Core/Src/stm32f103xx_CMSIS.c **** 
 283:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 284:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 4 PRFTBE: Prefetch buffer enable
 285:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Prefetch is disabled
 286:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Prefetch is enabled
 287:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 288:Core/Src/stm32f103xx_CMSIS.c **** 
 289:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->ACR, FLASH_ACR_PRFTBE); //Prefetch is enabled
 247              		.loc 2 289 2
 248 007c 2A4B     		ldr	r3, .L13+4
 249 007e 1B68     		ldr	r3, [r3]
 250 0080 294A     		ldr	r2, .L13+4
 251 0082 43F01003 		orr	r3, r3, #16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 37


 252 0086 1360     		str	r3, [r2]
 290:Core/Src/stm32f103xx_CMSIS.c **** 
 291:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 292:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 5 PRFTBS: Prefetch buffer status
 293:Core/Src/stm32f103xx_CMSIS.c **** 	*  This bit provides the status of the prefetch buffer.
 294:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Prefetch buffer is disabled
 295:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Prefetch buffer is enabled
 296:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 297:Core/Src/stm32f103xx_CMSIS.c **** 
 298:Core/Src/stm32f103xx_CMSIS.c **** 
 299:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 300:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:6 Reserved, must be kept at reset value
 301:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 302:Core/Src/stm32f103xx_CMSIS.c **** 
 303:Core/Src/stm32f103xx_CMSIS.c **** 	//        7.3.2 Clock co
 304:Core/Src/stm32f103xx_CMSIS.c **** 
 305:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 306:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
 307:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to control the division factor of the APB low-speed clock (PCLK1).
 308:Core/Src/stm32f103xx_CMSIS.c **** 	*  Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.
 309:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xx: HCLK not divided
 310:Core/Src/stm32f103xx_CMSIS.c **** 	*  100: HCLK divided by 2
 311:Core/Src/stm32f103xx_CMSIS.c **** 	*  101: HCLK divided by 4
 312:Core/Src/stm32f103xx_CMSIS.c **** 	*  110: HCLK divided by 8
 313:Core/Src/stm32f103xx_CMSIS.c **** 	*  111: HCLK divided by 16
 314:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 315:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV2); //APB1 Prescaler /2, .. PCLK1 max 
 253              		.loc 2 315 2
 254 0088 264B     		ldr	r3, .L13
 255 008a 5B68     		ldr	r3, [r3, #4]
 256 008c 23F4E063 		bic	r3, r3, #1792
 257 0090 244A     		ldr	r2, .L13
 258 0092 43F48063 		orr	r3, r3, #1024
 259 0096 5360     		str	r3, [r2, #4]
 316:Core/Src/stm32f103xx_CMSIS.c **** 
 317:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 318:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
 319:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to control the division factor of the APB high-speed clock (PCLK2).
 320:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xx: HCLK not divided
 321:Core/Src/stm32f103xx_CMSIS.c **** 	*  100: HCLK divided by 2
 322:Core/Src/stm32f103xx_CMSIS.c **** 	*  101: HCLK divided by 4
 323:Core/Src/stm32f103xx_CMSIS.c **** 	*  110: HCLK divided by 8
 324:Core/Src/stm32f103xx_CMSIS.c **** 	*  111: HCLK divided by 16
 325:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 326:Core/Src/stm32f103xx_CMSIS.c **** 
 327:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV1); //APB2 Prescaler /1.   
 260              		.loc 2 327 2
 261 0098 224B     		ldr	r3, .L13
 262 009a 5B68     		ldr	r3, [r3, #4]
 263 009c 214A     		ldr	r2, .L13
 264 009e 23F46053 		bic	r3, r3, #14336
 265 00a2 5360     		str	r3, [r2, #4]
 328:Core/Src/stm32f103xx_CMSIS.c **** 
 329:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 330:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 15:14 ADCPRE: ADC prescaler
 331:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to select the frequency of the clock to the ADCs.
 332:Core/Src/stm32f103xx_CMSIS.c **** 	*  00: PCLK2 divided by 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 38


 333:Core/Src/stm32f103xx_CMSIS.c **** 	*  01: PCLK2 divided by 4
 334:Core/Src/stm32f103xx_CMSIS.c **** 	*  10: PCLK2 divided by 6
 335:Core/Src/stm32f103xx_CMSIS.c **** 	*  11: PCLK2 divided by 8
 336:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 337:Core/Src/stm32f103xx_CMSIS.c **** 
 338:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, RCC_CFGR_ADCPRE_DIV6); //ADC Prescaler /6,  
 266              		.loc 2 338 2
 267 00a4 1F4B     		ldr	r3, .L13
 268 00a6 5B68     		ldr	r3, [r3, #4]
 269 00a8 23F44043 		bic	r3, r3, #49152
 270 00ac 1D4A     		ldr	r2, .L13
 271 00ae 43F40043 		orr	r3, r3, #32768
 272 00b2 5360     		str	r3, [r2, #4]
 339:Core/Src/stm32f103xx_CMSIS.c **** 
 340:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 341:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 16 PLLSRC: PLL entry clock source
 342:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to select PLL clock source. This bit can be written only when PLL i
 343:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSI oscillator clock / 2 selected as PLL input clock
 344:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE oscillator clock selected as PLL input clock
 345:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 346:Core/Src/stm32f103xx_CMSIS.c **** 
 347:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CFGR, RCC_CFGR_PLLSRC); //     
 273              		.loc 2 347 2
 274 00b4 1B4B     		ldr	r3, .L13
 275 00b6 5B68     		ldr	r3, [r3, #4]
 276 00b8 1A4A     		ldr	r2, .L13
 277 00ba 43F48033 		orr	r3, r3, #65536
 278 00be 5360     		str	r3, [r2, #4]
 348:Core/Src/stm32f103xx_CMSIS.c **** 
 349:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 350:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 17 PLLXTPRE: HSE divider for PLL entry
 351:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to divide HSE before PLL entry. This bit can be written only when P
 352:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSE clock not divided
 353:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE clock divided by 2
 354:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 355:Core/Src/stm32f103xx_CMSIS.c **** 
 356:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE_HSE); //   PL
 279              		.loc 2 356 2
 280 00c0 184B     		ldr	r3, .L13
 281 00c2 184A     		ldr	r2, .L13
 282 00c4 5B68     		ldr	r3, [r3, #4]
 283 00c6 5360     		str	r3, [r2, #4]
 357:Core/Src/stm32f103xx_CMSIS.c **** 
 358:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 359:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 21:18 PLLMUL: PLL multiplication factor
 360:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits are written by software to define the PLL multiplication factor. These bits can be
 361:Core/Src/stm32f103xx_CMSIS.c **** 	*  written only when PLL is disabled.
 362:Core/Src/stm32f103xx_CMSIS.c **** 	*  Caution: The PLL output frequency must not exceed 72 MHz.
 363:Core/Src/stm32f103xx_CMSIS.c **** 	*  0000: PLL input clock x 2
 364:Core/Src/stm32f103xx_CMSIS.c **** 	*  0001: PLL input clock x 3
 365:Core/Src/stm32f103xx_CMSIS.c **** 	*  0010: PLL input clock x 4
 366:Core/Src/stm32f103xx_CMSIS.c **** 	*  0011: PLL input clock x 5
 367:Core/Src/stm32f103xx_CMSIS.c **** 	*  0100: PLL input clock x 6
 368:Core/Src/stm32f103xx_CMSIS.c **** 	*  0101: PLL input clock x 7
 369:Core/Src/stm32f103xx_CMSIS.c **** 	*  0110: PLL input clock x 8
 370:Core/Src/stm32f103xx_CMSIS.c **** 	*  0111: PLL input clock x 9
 371:Core/Src/stm32f103xx_CMSIS.c **** 	*  1000: PLL input clock x 10
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 39


 372:Core/Src/stm32f103xx_CMSIS.c **** 	*  1001: PLL input clock x 11
 373:Core/Src/stm32f103xx_CMSIS.c **** 	*  1010: PLL input clock x 12
 374:Core/Src/stm32f103xx_CMSIS.c **** 	*  1011: PLL input clock x 13
 375:Core/Src/stm32f103xx_CMSIS.c **** 	*  1100: PLL input clock x 14
 376:Core/Src/stm32f103xx_CMSIS.c **** 	*  1101: PLL input clock x 15
 377:Core/Src/stm32f103xx_CMSIS.c **** 	*  1110: PLL input clock x 16
 378:Core/Src/stm32f103xx_CMSIS.c **** 	*  1111: PLL input clock x 16
 379:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 380:Core/Src/stm32f103xx_CMSIS.c **** 
 381:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLMULL, RCC_CFGR_PLLMULL9); //..    8Mhz, 
 284              		.loc 2 381 2
 285 00c8 164B     		ldr	r3, .L13
 286 00ca 5B68     		ldr	r3, [r3, #4]
 287 00cc 23F47013 		bic	r3, r3, #3932160
 288 00d0 144A     		ldr	r2, .L13
 289 00d2 43F4E013 		orr	r3, r3, #1835008
 290 00d6 5360     		str	r3, [r2, #4]
 382:Core/Src/stm32f103xx_CMSIS.c **** 
 383:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 384:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 22 USBPRE: USB prescaler
 385:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to generate 48 MHz USB clock. This bit must be valid before
 386:Core/Src/stm32f103xx_CMSIS.c **** 	*  enabling the USB clock in the RCC_APB1ENR register. This bit cant be reset if the USB clock 
 387:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL clock is divided by 1.5
 388:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL clock is not divided
 389:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 390:Core/Src/stm32f103xx_CMSIS.c **** 
 391:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(RCC->CFGR, RCC_CFGR_USBPRE); // USB 72MHz/1.5 = 48MHz
 291              		.loc 2 391 2
 292 00d8 124B     		ldr	r3, .L13
 293 00da 5B68     		ldr	r3, [r3, #4]
 294 00dc 114A     		ldr	r2, .L13
 295 00de 23F48003 		bic	r3, r3, #4194304
 296 00e2 5360     		str	r3, [r2, #4]
 392:Core/Src/stm32f103xx_CMSIS.c **** 
 393:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 394:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 26:24 MCO: Microcontroller clock output
 395:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software.
 396:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xx: No clock
 397:Core/Src/stm32f103xx_CMSIS.c **** 	*  100: System clock (SYSCLK) selected
 398:Core/Src/stm32f103xx_CMSIS.c **** 	*  101: HSI clock selected
 399:Core/Src/stm32f103xx_CMSIS.c **** 	*  110: HSE clock selected
 400:Core/Src/stm32f103xx_CMSIS.c **** 	*  111: PLL clock divided by 2 selected
 401:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: This clock output may have some truncated cycles at startup or during MCO clock source sw
 402:Core/Src/stm32f103xx_CMSIS.c **** 	*  When the System Clock is selected to output to the MCO pin, make sure that this clock does not 
 403:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 404:Core/Src/stm32f103xx_CMSIS.c **** 
 405:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, 0 << RCC_CFGR_MCO_Pos); // MCO
 297              		.loc 2 405 2
 298 00e4 0F4B     		ldr	r3, .L13
 299 00e6 5B68     		ldr	r3, [r3, #4]
 300 00e8 0E4A     		ldr	r2, .L13
 301 00ea 23F0E063 		bic	r3, r3, #117440512
 302 00ee 5360     		str	r3, [r2, #4]
 406:Core/Src/stm32f103xx_CMSIS.c **** 	//   MCO,   
 407:Core/Src/stm32f103xx_CMSIS.c **** 
 408:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 409:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:27 Reserved, must be kept at reset value.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 40


 410:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 411:Core/Src/stm32f103xx_CMSIS.c **** 
 412:Core/Src/stm32f103xx_CMSIS.c **** 	// ,   ,    PLL
 413:Core/Src/stm32f103xx_CMSIS.c **** 
 414:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 415:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 24 PLLON: PLL enable
 416:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to enable PLL.
 417:Core/Src/stm32f103xx_CMSIS.c **** 	*  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 418:Core/Src/stm32f103xx_CMSIS.c **** 	*  PLL clock is used as system clock or is selected to become the system clock.
 419:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL OFF
 420:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL ON
 421:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 422:Core/Src/stm32f103xx_CMSIS.c **** 
 423:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL
 303              		.loc 2 423 2
 304 00f0 0C4B     		ldr	r3, .L13
 305 00f2 1B68     		ldr	r3, [r3]
 306 00f4 0B4A     		ldr	r2, .L13
 307 00f6 43F08073 		orr	r3, r3, #16777216
 308 00fa 1360     		str	r3, [r2]
 424:Core/Src/stm32f103xx_CMSIS.c **** 
 425:Core/Src/stm32f103xx_CMSIS.c **** 	//.. PLL  ,     System Clock:
 426:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL); // PLL   Syst
 309              		.loc 2 426 2
 310 00fc 094B     		ldr	r3, .L13
 311 00fe 5B68     		ldr	r3, [r3, #4]
 312 0100 23F00303 		bic	r3, r3, #3
 313 0104 074A     		ldr	r2, .L13
 314 0106 43F00203 		orr	r3, r3, #2
 315 010a 5360     		str	r3, [r2, #4]
 427:Core/Src/stm32f103xx_CMSIS.c **** 
 428:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 429:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 25 PLLRDY: PLL clock ready flag
 430:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that the PLL is locked.
 431:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL unlocked
 432:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL locked
 433:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 434:Core/Src/stm32f103xx_CMSIS.c **** 
 435:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0) ; //   
 316              		.loc 2 435 8
 317 010c 00BF     		nop
 318              	.L12:
 319              		.loc 2 435 9 discriminator 1
 320 010e 054B     		ldr	r3, .L13
 321 0110 1B68     		ldr	r3, [r3]
 322 0112 03F00073 		and	r3, r3, #33554432
 323              		.loc 2 435 8 discriminator 1
 324 0116 002B     		cmp	r3, #0
 325 0118 F9D0     		beq	.L12
 436:Core/Src/stm32f103xx_CMSIS.c **** 
 437:Core/Src/stm32f103xx_CMSIS.c **** 	//   :
 438:Core/Src/stm32f103xx_CMSIS.c **** 	//RCC->CR == 0x030B5A83
 439:Core/Src/stm32f103xx_CMSIS.c **** 	//RCC->CFGR == 0x071D840A
 440:Core/Src/stm32f103xx_CMSIS.c **** 	// ,       
 441:Core/Src/stm32f103xx_CMSIS.c **** }
 326              		.loc 2 441 1
 327 011a 00BF     		nop
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 41


 328 011c 00BF     		nop
 329 011e BD46     		mov	sp, r7
 330              	.LCFI12:
 331              		.cfi_def_cfa_register 13
 332              		@ sp needed
 333 0120 80BC     		pop	{r7}
 334              	.LCFI13:
 335              		.cfi_restore 7
 336              		.cfi_def_cfa_offset 0
 337 0122 7047     		bx	lr
 338              	.L14:
 339              		.align	2
 340              	.L13:
 341 0124 00100240 		.word	1073876992
 342 0128 00200240 		.word	1073881088
 343              		.cfi_endproc
 344              	.LFE69:
 346              		.section	.text.CMSIS_SysTick_Timer_init,"ax",%progbits
 347              		.align	1
 348              		.global	CMSIS_SysTick_Timer_init
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	CMSIS_SysTick_Timer_init:
 354              	.LFB70:
 442:Core/Src/stm32f103xx_CMSIS.c **** /*=========================    ================
 443:Core/Src/stm32f103xx_CMSIS.c **** 
 444:Core/Src/stm32f103xx_CMSIS.c **** /**
 445:Core/Src/stm32f103xx_CMSIS.c **** *  P.S.        , 
 446:Core/Src/stm32f103xx_CMSIS.c **** *       (PM0056 STM32F10xxx/20xxx/21xxx/L1xxx
 447:Core/Src/stm32f103xx_CMSIS.c **** *  : https://www.st.com/resource/en/programming_manual/pm0056-stm32f10xxx20xxx21xxxl1xx
 448:Core/Src/stm32f103xx_CMSIS.c **** *   . 4.5 SysTick timer (STK) (. 150),     
 449:Core/Src/stm32f103xx_CMSIS.c **** */
 450:Core/Src/stm32f103xx_CMSIS.c **** 
 451:Core/Src/stm32f103xx_CMSIS.c **** /*The processor has a 24 - bit system timer, SysTick, that counts down from the reload value to
 452:Core/Src/stm32f103xx_CMSIS.c **** zero, reloads(wraps to) the value in the LOAD register on the next clock edge, then counts
 453:Core/Src/stm32f103xx_CMSIS.c **** down on subsequent clocks.
 454:Core/Src/stm32f103xx_CMSIS.c **** When the processor is halted for debugging the counter does not decrement.*/
 455:Core/Src/stm32f103xx_CMSIS.c **** 
 456:Core/Src/stm32f103xx_CMSIS.c **** 
 457:Core/Src/stm32f103xx_CMSIS.c **** /**
 458:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 459:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  SysTick  
 460:Core/Src/stm32f103xx_CMSIS.c ****  *       Delay   HAL_GetTick()
 461:Core/Src/stm32f103xx_CMSIS.c ****  *  PM0056 STM32F10xxx/20xxx/21xxx/L1xxxx Cortex-M3 programming manual/
 462:Core/Src/stm32f103xx_CMSIS.c ****  *  . .4.5 SysTick timer (STK) (. 150)
 463:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 464:Core/Src/stm32f103xx_CMSIS.c ****  */
 465:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SysTick_Timer_init(void) {
 355              		.loc 2 465 37
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 1, uses_anonymous_args = 0
 359              		@ link register save eliminated.
 360 0000 80B4     		push	{r7}
 361              	.LCFI14:
 362              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 42


 363              		.cfi_offset 7, -4
 364 0002 00AF     		add	r7, sp, #0
 365              	.LCFI15:
 366              		.cfi_def_cfa_register 7
 466:Core/Src/stm32f103xx_CMSIS.c **** 	/* . 4.5.1 SysTick control and status register (STK_CTRL) (. 151)*/
 467:Core/Src/stm32f103xx_CMSIS.c **** 
 468:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 469:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 0 ENABLE : Counter enable
 470:Core/Src/stm32f103xx_CMSIS.c **** 	*  Enables the counter.When ENABLE is set to 1, the counter loads the RELOAD value from the
 471:Core/Src/stm32f103xx_CMSIS.c **** 	*  LOAD register and then counts down.On reaching 0, it sets the COUNTFLAG to 1 and
 472:Core/Src/stm32f103xx_CMSIS.c **** 	*  optionally asserts the SysTick depending on the value of TICKINT.It then loads the RELOAD
 473:Core/Src/stm32f103xx_CMSIS.c **** 	*  value again, and begins counting.
 474:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : Counter disabled
 475:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : Counter enabled
 476:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 477:Core/Src/stm32f103xx_CMSIS.c **** 
 478:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk); //   
 367              		.loc 2 478 2
 368 0004 154B     		ldr	r3, .L16
 369 0006 1B68     		ldr	r3, [r3]
 370 0008 144A     		ldr	r2, .L16
 371 000a 23F00103 		bic	r3, r3, #1
 372 000e 1360     		str	r3, [r2]
 479:Core/Src/stm32f103xx_CMSIS.c **** 
 480:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 481:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 1 TICKINT: SysTick exception request enable
 482:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Counting down to zero does not assert the SysTick exception request
 483:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Counting down to zero to asserts the SysTick exception request.
 484:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Software can use COUNTFLAG to determine if SysTick has ever counted to zero.
 485:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 486:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); //   
 373              		.loc 2 486 2
 374 0010 124B     		ldr	r3, .L16
 375 0012 1B68     		ldr	r3, [r3]
 376 0014 114A     		ldr	r2, .L16
 377 0016 43F00203 		orr	r3, r3, #2
 378 001a 1360     		str	r3, [r2]
 487:Core/Src/stm32f103xx_CMSIS.c **** 	//    ,  
 488:Core/Src/stm32f103xx_CMSIS.c **** 
 489:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 490:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 2 CLKSOURCE : Clock source selection
 491:Core/Src/stm32f103xx_CMSIS.c **** 	*  Selects the clock source.
 492:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : AHB / 8
 493:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : Processor clock(AHB)
 494:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 495:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk); //  . 
 379              		.loc 2 495 2
 380 001c 0F4B     		ldr	r3, .L16
 381 001e 1B68     		ldr	r3, [r3]
 382 0020 0E4A     		ldr	r2, .L16
 383 0022 43F00403 		orr	r3, r3, #4
 384 0026 1360     		str	r3, [r2]
 496:Core/Src/stm32f103xx_CMSIS.c **** 
 497:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 498:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 16 COUNTFLAG:
 499:Core/Src/stm32f103xx_CMSIS.c **** 	*  Returns 1 if timer counted to 0 since last time this was read.
 500:Core/Src/stm32f103xx_CMSIS.c **** 	*/
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 43


 501:Core/Src/stm32f103xx_CMSIS.c **** 
 502:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 503:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 15:3 Reserved, must be kept cleared.
 504:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 505:Core/Src/stm32f103xx_CMSIS.c **** 
 506:Core/Src/stm32f103xx_CMSIS.c **** 	/* . 4.5.2 SysTick reload value register (STK_LOAD) ( 152)*/
 507:Core/Src/stm32f103xx_CMSIS.c **** 		//,       .
 508:Core/Src/stm32f103xx_CMSIS.c **** 
 509:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 510:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 23 : 0 RELOAD[23 : 0] : RELOAD value
 511:Core/Src/stm32f103xx_CMSIS.c **** 	*  The LOAD register specifies the start value to load into the VAL register when the counter is
 512:Core/Src/stm32f103xx_CMSIS.c **** 	*  enabled and when it reaches 0.
 513:Core/Src/stm32f103xx_CMSIS.c **** 	*  Calculating the RELOAD value
 514:Core/Src/stm32f103xx_CMSIS.c **** 	*  The RELOAD value can be any value in the range 0x00000001 - 0x00FFFFFF. A start value of
 515:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 is possible, but has no effect because the SysTick exception request and COUNTFLAG are
 516:Core/Src/stm32f103xx_CMSIS.c **** 	*  activated when counting from 1 to 0.
 517:Core/Src/stm32f103xx_CMSIS.c **** 	*  The RELOAD value is calculated according to its use :
 518:Core/Src/stm32f103xx_CMSIS.c **** 	*  l To generate a multi - shot timer with a period of N processor clock cycles, use a RELOAD
 519:Core/Src/stm32f103xx_CMSIS.c **** 	*  value of N - 1. For example, if the SysTick interrupt is required every 100 clock pulses, set
 520:Core/Src/stm32f103xx_CMSIS.c **** 	*  RELOAD to 99.
 521:Core/Src/stm32f103xx_CMSIS.c **** 	*  l To deliver a single SysTick interrupt after a delay of N processor clock cycles, use a
 522:Core/Src/stm32f103xx_CMSIS.c **** 	*  RELOAD of value N.For example, if a SysTick interrupt is required after 400 clock
 523:Core/Src/stm32f103xx_CMSIS.c **** 	*  pulses, set RELOAD to 400.
 524:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 525:Core/Src/stm32f103xx_CMSIS.c **** 
 526:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, 71999 << SysTick_LOAD_RELOAD_Pos); //
 385              		.loc 2 526 2
 386 0028 0C4B     		ldr	r3, .L16
 387 002a 5B68     		ldr	r3, [r3, #4]
 388 002c 03F07F42 		and	r2, r3, #-16777216
 389 0030 0A49     		ldr	r1, .L16
 390 0032 0B4B     		ldr	r3, .L16+4
 391 0034 1343     		orrs	r3, r3, r2
 392 0036 4B60     		str	r3, [r1, #4]
 527:Core/Src/stm32f103xx_CMSIS.c **** 
 528:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 529:Core/Src/stm32f103xx_CMSIS.c **** 	Bits 31:24 Reserved, must be kept cleared.
 530:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 531:Core/Src/stm32f103xx_CMSIS.c **** 
 532:Core/Src/stm32f103xx_CMSIS.c **** 	/* . 4.5.3 SysTick current value register (STK_VAL) (. 153)*/
 533:Core/Src/stm32f103xx_CMSIS.c **** 
 534:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 535:Core/Src/stm32f103xx_CMSIS.c **** 	*  CURRENT[23:0]: Current counter value
 536:Core/Src/stm32f103xx_CMSIS.c **** 	*  The VAL register contains the current value of the SysTick counter.
 537:Core/Src/stm32f103xx_CMSIS.c **** 	*  Reads return the current value of the SysTick counter.
 538:Core/Src/stm32f103xx_CMSIS.c **** 	*  A write of any value clears the field to 0, and also clears the COUNTFLAG bit in the
 539:Core/Src/stm32f103xx_CMSIS.c **** 	*  STK_CTRL register to 0
 540:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 541:Core/Src/stm32f103xx_CMSIS.c **** 
 542:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 71999 << SysTick_VAL_CURRENT_Pos); //
 393              		.loc 2 542 2
 394 0038 084B     		ldr	r3, .L16
 395 003a 9B68     		ldr	r3, [r3, #8]
 396 003c 03F07F42 		and	r2, r3, #-16777216
 397 0040 0649     		ldr	r1, .L16
 398 0042 074B     		ldr	r3, .L16+4
 399 0044 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 44


 400 0046 8B60     		str	r3, [r1, #8]
 543:Core/Src/stm32f103xx_CMSIS.c **** 
 544:Core/Src/stm32f103xx_CMSIS.c **** 	/*    ,      
 545:Core/Src/stm32f103xx_CMSIS.c **** 
 546:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk); // 
 401              		.loc 2 546 2
 402 0048 044B     		ldr	r3, .L16
 403 004a 1B68     		ldr	r3, [r3]
 404 004c 034A     		ldr	r2, .L16
 405 004e 43F00103 		orr	r3, r3, #1
 406 0052 1360     		str	r3, [r2]
 547:Core/Src/stm32f103xx_CMSIS.c **** 
 548:Core/Src/stm32f103xx_CMSIS.c **** }
 407              		.loc 2 548 1
 408 0054 00BF     		nop
 409 0056 BD46     		mov	sp, r7
 410              	.LCFI16:
 411              		.cfi_def_cfa_register 13
 412              		@ sp needed
 413 0058 80BC     		pop	{r7}
 414              	.LCFI17:
 415              		.cfi_restore 7
 416              		.cfi_def_cfa_offset 0
 417 005a 7047     		bx	lr
 418              	.L17:
 419              		.align	2
 420              	.L16:
 421 005c 10E000E0 		.word	-536813552
 422 0060 3F190100 		.word	71999
 423              		.cfi_endproc
 424              	.LFE70:
 426              		.global	SysTimer_ms
 427              		.section	.bss.SysTimer_ms,"aw",%nobits
 428              		.align	2
 431              	SysTimer_ms:
 432 0000 00000000 		.space	4
 433              		.global	Delay_counter_ms
 434              		.section	.bss.Delay_counter_ms,"aw",%nobits
 435              		.align	2
 438              	Delay_counter_ms:
 439 0000 00000000 		.space	4
 440              		.global	Timeout_counter_ms
 441              		.section	.bss.Timeout_counter_ms,"aw",%nobits
 442              		.align	2
 445              	Timeout_counter_ms:
 446 0000 00000000 		.space	4
 447              		.section	.text.Delay_ms,"ax",%progbits
 448              		.align	1
 449              		.global	Delay_ms
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 454              	Delay_ms:
 455              	.LFB71:
 549:Core/Src/stm32f103xx_CMSIS.c **** 
 550:Core/Src/stm32f103xx_CMSIS.c **** /**
 551:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 45


 552:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  Delay   HAL_GetTick()
 553:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 554:Core/Src/stm32f103xx_CMSIS.c ****  */
 555:Core/Src/stm32f103xx_CMSIS.c **** 
 556:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t SysTimer_ms = 0; //,  HAL_GetTick()
 557:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Delay_counter_ms = 0; //   Delay_ms
 558:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Timeout_counter_ms = 0; //   
 559:Core/Src/stm32f103xx_CMSIS.c **** 
 560:Core/Src/stm32f103xx_CMSIS.c **** /**
 561:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 562:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Delay_ms
 563:Core/Src/stm32f103xx_CMSIS.c ****  *  @param   uint32_t Milliseconds -    
 564:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 565:Core/Src/stm32f103xx_CMSIS.c ****  */
 566:Core/Src/stm32f103xx_CMSIS.c **** void Delay_ms(uint32_t Milliseconds) {
 456              		.loc 2 566 38
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 8
 459              		@ frame_needed = 1, uses_anonymous_args = 0
 460              		@ link register save eliminated.
 461 0000 80B4     		push	{r7}
 462              	.LCFI18:
 463              		.cfi_def_cfa_offset 4
 464              		.cfi_offset 7, -4
 465 0002 83B0     		sub	sp, sp, #12
 466              	.LCFI19:
 467              		.cfi_def_cfa_offset 16
 468 0004 00AF     		add	r7, sp, #0
 469              	.LCFI20:
 470              		.cfi_def_cfa_register 7
 471 0006 7860     		str	r0, [r7, #4]
 567:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_counter_ms = Milliseconds;
 472              		.loc 2 567 19
 473 0008 064A     		ldr	r2, .L20
 474 000a 7B68     		ldr	r3, [r7, #4]
 475 000c 1360     		str	r3, [r2]
 568:Core/Src/stm32f103xx_CMSIS.c **** 	while (Delay_counter_ms != 0) ;
 476              		.loc 2 568 8
 477 000e 00BF     		nop
 478              	.L19:
 479              		.loc 2 568 26 discriminator 1
 480 0010 044B     		ldr	r3, .L20
 481 0012 1B68     		ldr	r3, [r3]
 482              		.loc 2 568 8 discriminator 1
 483 0014 002B     		cmp	r3, #0
 484 0016 FBD1     		bne	.L19
 569:Core/Src/stm32f103xx_CMSIS.c **** }
 485              		.loc 2 569 1
 486 0018 00BF     		nop
 487 001a 00BF     		nop
 488 001c 0C37     		adds	r7, r7, #12
 489              	.LCFI21:
 490              		.cfi_def_cfa_offset 4
 491 001e BD46     		mov	sp, r7
 492              	.LCFI22:
 493              		.cfi_def_cfa_register 13
 494              		@ sp needed
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 46


 495 0020 80BC     		pop	{r7}
 496              	.LCFI23:
 497              		.cfi_restore 7
 498              		.cfi_def_cfa_offset 0
 499 0022 7047     		bx	lr
 500              	.L21:
 501              		.align	2
 502              	.L20:
 503 0024 00000000 		.word	Delay_counter_ms
 504              		.cfi_endproc
 505              	.LFE71:
 507              		.section	.text.SysTick_Handler,"ax",%progbits
 508              		.align	1
 509              		.global	SysTick_Handler
 510              		.syntax unified
 511              		.thumb
 512              		.thumb_func
 514              	SysTick_Handler:
 515              	.LFB72:
 570:Core/Src/stm32f103xx_CMSIS.c **** 
 571:Core/Src/stm32f103xx_CMSIS.c **** /**
 572:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 573:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    COUNTFLAG (. . 4.5.1 SysTick control and stat
 574:Core/Src/stm32f103xx_CMSIS.c ****  *   ()     startup
 575:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 576:Core/Src/stm32f103xx_CMSIS.c ****  */
 577:Core/Src/stm32f103xx_CMSIS.c **** void SysTick_Handler(void) {
 516              		.loc 2 577 28
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 0
 519              		@ frame_needed = 1, uses_anonymous_args = 0
 520              		@ link register save eliminated.
 521 0000 80B4     		push	{r7}
 522              	.LCFI24:
 523              		.cfi_def_cfa_offset 4
 524              		.cfi_offset 7, -4
 525 0002 00AF     		add	r7, sp, #0
 526              	.LCFI25:
 527              		.cfi_def_cfa_register 7
 578:Core/Src/stm32f103xx_CMSIS.c **** 
 579:Core/Src/stm32f103xx_CMSIS.c **** 	SysTimer_ms++;
 528              		.loc 2 579 13
 529 0004 0D4B     		ldr	r3, .L26
 530 0006 1B68     		ldr	r3, [r3]
 531 0008 0133     		adds	r3, r3, #1
 532 000a 0C4A     		ldr	r2, .L26
 533 000c 1360     		str	r3, [r2]
 580:Core/Src/stm32f103xx_CMSIS.c **** 
 581:Core/Src/stm32f103xx_CMSIS.c **** 	if (Delay_counter_ms) {
 534              		.loc 2 581 6
 535 000e 0C4B     		ldr	r3, .L26+4
 536 0010 1B68     		ldr	r3, [r3]
 537              		.loc 2 581 5
 538 0012 002B     		cmp	r3, #0
 539 0014 04D0     		beq	.L23
 582:Core/Src/stm32f103xx_CMSIS.c **** 		Delay_counter_ms--;
 540              		.loc 2 582 19
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 47


 541 0016 0A4B     		ldr	r3, .L26+4
 542 0018 1B68     		ldr	r3, [r3]
 543 001a 013B     		subs	r3, r3, #1
 544 001c 084A     		ldr	r2, .L26+4
 545 001e 1360     		str	r3, [r2]
 546              	.L23:
 583:Core/Src/stm32f103xx_CMSIS.c **** 	}
 584:Core/Src/stm32f103xx_CMSIS.c **** 	if (Timeout_counter_ms) {
 547              		.loc 2 584 6
 548 0020 084B     		ldr	r3, .L26+8
 549 0022 1B68     		ldr	r3, [r3]
 550              		.loc 2 584 5
 551 0024 002B     		cmp	r3, #0
 552 0026 04D0     		beq	.L25
 585:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms--;
 553              		.loc 2 585 21
 554 0028 064B     		ldr	r3, .L26+8
 555 002a 1B68     		ldr	r3, [r3]
 556 002c 013B     		subs	r3, r3, #1
 557 002e 054A     		ldr	r2, .L26+8
 558 0030 1360     		str	r3, [r2]
 559              	.L25:
 586:Core/Src/stm32f103xx_CMSIS.c **** 	}
 587:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
 588:Core/Src/stm32f103xx_CMSIS.c **** 	xPortSysTickHandler();
 589:Core/Src/stm32f103xx_CMSIS.c **** #endif
 590:Core/Src/stm32f103xx_CMSIS.c **** }
 560              		.loc 2 590 1
 561 0032 00BF     		nop
 562 0034 BD46     		mov	sp, r7
 563              	.LCFI26:
 564              		.cfi_def_cfa_register 13
 565              		@ sp needed
 566 0036 80BC     		pop	{r7}
 567              	.LCFI27:
 568              		.cfi_restore 7
 569              		.cfi_def_cfa_offset 0
 570 0038 7047     		bx	lr
 571              	.L27:
 572 003a 00BF     		.align	2
 573              	.L26:
 574 003c 00000000 		.word	SysTimer_ms
 575 0040 00000000 		.word	Delay_counter_ms
 576 0044 00000000 		.word	Timeout_counter_ms
 577              		.cfi_endproc
 578              	.LFE72:
 580              		.section	.text.CMSIS_PC13_OUTPUT_Push_Pull_init,"ax",%progbits
 581              		.align	1
 582              		.global	CMSIS_PC13_OUTPUT_Push_Pull_init
 583              		.syntax unified
 584              		.thumb
 585              		.thumb_func
 587              	CMSIS_PC13_OUTPUT_Push_Pull_init:
 588              	.LFB73:
 591:Core/Src/stm32f103xx_CMSIS.c **** 
 592:Core/Src/stm32f103xx_CMSIS.c **** 
 593:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 48


 594:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  GPIO =======================================*/
 595:Core/Src/stm32f103xx_CMSIS.c **** /**
 596:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 597:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  GPIO
 598:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 599:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 600:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 601:Core/Src/stm32f103xx_CMSIS.c ****  */
 602:Core/Src/stm32f103xx_CMSIS.c **** 
 603:Core/Src/stm32f103xx_CMSIS.c ****  /*  */
 604:Core/Src/stm32f103xx_CMSIS.c **** 
 605:Core/Src/stm32f103xx_CMSIS.c ****  /*    */
 606:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); //  
 607:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); // 
 608:Core/Src/stm32f103xx_CMSIS.c **** 
 609:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); //  
 610:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); // 
 611:Core/Src/stm32f103xx_CMSIS.c **** 
 612:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); //  
 613:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); // 
 614:Core/Src/stm32f103xx_CMSIS.c **** 
 615:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); //  
 616:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); // 
 617:Core/Src/stm32f103xx_CMSIS.c **** 
 618:Core/Src/stm32f103xx_CMSIS.c ****  /**
 619:Core/Src/stm32f103xx_CMSIS.c ****  *     2 :
 620:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL  CRH (.  9.2.1 Port configuration register low (GPIOx_CRL) (x=A..G) (. 171)
 621:Core/Src/stm32f103xx_CMSIS.c ****  *   . 9.2.2 Port configuration register high (GPIOx_CRH) (x=A..G) (. 172))
 622:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL     0  7
 623:Core/Src/stm32f103xx_CMSIS.c ****  *  CRH     8  15
 624:Core/Src/stm32f103xx_CMSIS.c ****  */
 625:Core/Src/stm32f103xx_CMSIS.c **** 
 626:Core/Src/stm32f103xx_CMSIS.c ****  /**
 627:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 29 : 28, 25 : 24,
 628:Core/Src/stm32f103xx_CMSIS.c ****  *  21 : 20, 17 : 16, 13 : 12,
 629:Core/Src/stm32f103xx_CMSIS.c ****  *  9 : 8, 5 : 4, 1 : 0
 630:Core/Src/stm32f103xx_CMSIS.c ****  *  MODEy[1 : 0] : Port x mode bits(y = 0 .. 7)
 631:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 632:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 633:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Input mode(reset state)
 634:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Output mode, max speed 10 MHz.
 635:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Output mode, max speed 2 MHz.
 636:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Output mode, max speed 50 MHz
 637:Core/Src/stm32f103xx_CMSIS.c ****  */
 638:Core/Src/stm32f103xx_CMSIS.c **** 
 639:Core/Src/stm32f103xx_CMSIS.c ****  //MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b11 << GPIO_CRH_MODE13_Pos); // GPIOC
 640:Core/Src/stm32f103xx_CMSIS.c **** 
 641:Core/Src/stm32f103xx_CMSIS.c ****  /**
 642:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 31 : 30, 27 : 26,
 643:Core/Src/stm32f103xx_CMSIS.c ****  *  23 : 22, 19 : 18, 15 : 14,
 644:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : 10, 7 : 6, 3 : 2
 645:Core/Src/stm32f103xx_CMSIS.c ****  *  CNFy[1 : 0] : Port x configuration bits(y = 0 .. 7)
 646:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 647:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 648:Core/Src/stm32f103xx_CMSIS.c ****  *  In input mode(MODE[1 : 0] = 00) :
 649:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Analog mode
 650:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Floating input(reset state)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 49


 651:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Input with pull - up / pull - down
 652:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Reserved
 653:Core/Src/stm32f103xx_CMSIS.c ****  *  In output mode(MODE[1 : 0] > 00) :
 654:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : General purpose output push - pull
 655:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : General purpose output Open - drain
 656:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Alternate function output Push - pull
 657:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Alternate function output Open - drain
 658:Core/Src/stm32f103xx_CMSIS.c ****  */
 659:Core/Src/stm32f103xx_CMSIS.c **** 
 660:Core/Src/stm32f103xx_CMSIS.c ****  //..     Output,    :
 661:Core/Src/stm32f103xx_CMSIS.c ****  //  In output mode(MODE[1 : 0] > 00) :
 662:Core/Src/stm32f103xx_CMSIS.c ****  //  00 : General purpose output push - pull
 663:Core/Src/stm32f103xx_CMSIS.c ****  //  01 : General purpose output Open - drain
 664:Core/Src/stm32f103xx_CMSIS.c ****  //  10 : Alternate function output Push - pull
 665:Core/Src/stm32f103xx_CMSIS.c ****  //  11 : Alternate function output Open - drain
 666:Core/Src/stm32f103xx_CMSIS.c **** 
 667:Core/Src/stm32f103xx_CMSIS.c ****  //MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos); // GPIOC 
 668:Core/Src/stm32f103xx_CMSIS.c **** 
 669:Core/Src/stm32f103xx_CMSIS.c ****  /*   */
 670:Core/Src/stm32f103xx_CMSIS.c **** 
 671:Core/Src/stm32f103xx_CMSIS.c ****  /**
 672:Core/Src/stm32f103xx_CMSIS.c ****   ***************************************************************************************
 673:Core/Src/stm32f103xx_CMSIS.c ****   *  @breif  PIN PC13     Push-Pull  
 674:Core/Src/stm32f103xx_CMSIS.c ****   *  Reference Manual/. .9.2 GPIO registers (. 171)
 675:Core/Src/stm32f103xx_CMSIS.c ****   *    (GPIOs and AFIOs)   
 676:Core/Src/stm32f103xx_CMSIS.c ****   ***************************************************************************************
 677:Core/Src/stm32f103xx_CMSIS.c ****   */
 678:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PC13_OUTPUT_Push_Pull_init(void) {
 589              		.loc 2 678 45
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 0
 592              		@ frame_needed = 1, uses_anonymous_args = 0
 593              		@ link register save eliminated.
 594 0000 80B4     		push	{r7}
 595              	.LCFI28:
 596              		.cfi_def_cfa_offset 4
 597              		.cfi_offset 7, -4
 598 0002 00AF     		add	r7, sp, #0
 599              	.LCFI29:
 600              		.cfi_def_cfa_register 7
 679:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN); //   C
 601              		.loc 2 679 2
 602 0004 0B4B     		ldr	r3, .L29
 603 0006 9B69     		ldr	r3, [r3, #24]
 604 0008 0A4A     		ldr	r2, .L29
 605 000a 43F01003 		orr	r3, r3, #16
 606 000e 9361     		str	r3, [r2, #24]
 680:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b10 << GPIO_CRH_MODE13_Pos); // GPIOC 
 607              		.loc 2 680 2
 608 0010 094B     		ldr	r3, .L29+4
 609 0012 5B68     		ldr	r3, [r3, #4]
 610 0014 23F44013 		bic	r3, r3, #3145728
 611 0018 074A     		ldr	r2, .L29+4
 612 001a 43F40013 		orr	r3, r3, #2097152
 613 001e 5360     		str	r3, [r2, #4]
 681:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos); // GPIOC 
 614              		.loc 2 681 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 50


 615 0020 054B     		ldr	r3, .L29+4
 616 0022 5B68     		ldr	r3, [r3, #4]
 617 0024 044A     		ldr	r2, .L29+4
 618 0026 23F44003 		bic	r3, r3, #12582912
 619 002a 5360     		str	r3, [r2, #4]
 682:Core/Src/stm32f103xx_CMSIS.c **** }
 620              		.loc 2 682 1
 621 002c 00BF     		nop
 622 002e BD46     		mov	sp, r7
 623              	.LCFI30:
 624              		.cfi_def_cfa_register 13
 625              		@ sp needed
 626 0030 80BC     		pop	{r7}
 627              	.LCFI31:
 628              		.cfi_restore 7
 629              		.cfi_def_cfa_offset 0
 630 0032 7047     		bx	lr
 631              	.L30:
 632              		.align	2
 633              	.L29:
 634 0034 00100240 		.word	1073876992
 635 0038 00100140 		.word	1073811456
 636              		.cfi_endproc
 637              	.LFE73:
 639              		.section	.text.CMSIS_GPIO_MODE_Set,"ax",%progbits
 640              		.align	1
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 645              	CMSIS_GPIO_MODE_Set:
 646              	.LFB74:
 683:Core/Src/stm32f103xx_CMSIS.c **** 
 684:Core/Src/stm32f103xx_CMSIS.c **** // 
 685:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_MODE_Set(GPIO_TypeDef *GPIO, uint8_t GPIO_Pin, uint8_t Reg, uint8_t Data) {
 647              		.loc 2 685 98
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 16
 650              		@ frame_needed = 1, uses_anonymous_args = 0
 651              		@ link register save eliminated.
 652 0000 80B4     		push	{r7}
 653              	.LCFI32:
 654              		.cfi_def_cfa_offset 4
 655              		.cfi_offset 7, -4
 656 0002 85B0     		sub	sp, sp, #20
 657              	.LCFI33:
 658              		.cfi_def_cfa_offset 24
 659 0004 00AF     		add	r7, sp, #0
 660              	.LCFI34:
 661              		.cfi_def_cfa_register 7
 662 0006 7860     		str	r0, [r7, #4]
 663 0008 0846     		mov	r0, r1
 664 000a 1146     		mov	r1, r2
 665 000c 1A46     		mov	r2, r3
 666 000e 0346     		mov	r3, r0
 667 0010 FB70     		strb	r3, [r7, #3]
 668 0012 0B46     		mov	r3, r1
 669 0014 BB70     		strb	r3, [r7, #2]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 51


 670 0016 1346     		mov	r3, r2
 671 0018 7B70     		strb	r3, [r7, #1]
 686:Core/Src/stm32f103xx_CMSIS.c **** 	uint8_t Mode = 0;
 672              		.loc 2 686 10
 673 001a 0023     		movs	r3, #0
 674 001c FB73     		strb	r3, [r7, #15]
 687:Core/Src/stm32f103xx_CMSIS.c **** 	switch (Reg) {
 675              		.loc 2 687 2
 676 001e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 677 0020 002B     		cmp	r3, #0
 678 0022 02D0     		beq	.L32
 679 0024 012B     		cmp	r3, #1
 680 0026 13D0     		beq	.L33
 688:Core/Src/stm32f103xx_CMSIS.c **** 	case(0):
 689:Core/Src/stm32f103xx_CMSIS.c **** 		Mode = GPIO_Pin * 4;
 690:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode); 	
 691:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 692:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 693:Core/Src/stm32f103xx_CMSIS.c **** 		GPIO_Pin = GPIO_Pin - 8;
 694:Core/Src/stm32f103xx_CMSIS.c **** 		Mode = GPIO_Pin * 4;
 695:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode); 	
 696:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 697:Core/Src/stm32f103xx_CMSIS.c **** 	}
 698:Core/Src/stm32f103xx_CMSIS.c **** }
 681              		.loc 2 698 1
 682 0028 28E0     		b	.L35
 683              	.L32:
 689:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode); 	
 684              		.loc 2 689 8
 685 002a FB78     		ldrb	r3, [r7, #3]
 686 002c 9B00     		lsls	r3, r3, #2
 687 002e FB73     		strb	r3, [r7, #15]
 690:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 688              		.loc 2 690 3
 689 0030 7B68     		ldr	r3, [r7, #4]
 690 0032 1A68     		ldr	r2, [r3]
 691 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 692 0036 0321     		movs	r1, #3
 693 0038 01FA03F3 		lsl	r3, r1, r3
 694 003c DB43     		mvns	r3, r3
 695 003e 1340     		ands	r3, r3, r2
 696 0040 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 697 0042 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 698 0044 01FA02F2 		lsl	r2, r1, r2
 699 0048 1A43     		orrs	r2, r2, r3
 700 004a 7B68     		ldr	r3, [r7, #4]
 701 004c 1A60     		str	r2, [r3]
 691:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 702              		.loc 2 691 3
 703 004e 15E0     		b	.L34
 704              	.L33:
 693:Core/Src/stm32f103xx_CMSIS.c **** 		Mode = GPIO_Pin * 4;
 705              		.loc 2 693 12
 706 0050 FB78     		ldrb	r3, [r7, #3]
 707 0052 083B     		subs	r3, r3, #8
 708 0054 FB70     		strb	r3, [r7, #3]
 694:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode); 	
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 52


 709              		.loc 2 694 8
 710 0056 FB78     		ldrb	r3, [r7, #3]
 711 0058 9B00     		lsls	r3, r3, #2
 712 005a FB73     		strb	r3, [r7, #15]
 695:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 713              		.loc 2 695 3
 714 005c 7B68     		ldr	r3, [r7, #4]
 715 005e 5A68     		ldr	r2, [r3, #4]
 716 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 717 0062 0321     		movs	r1, #3
 718 0064 01FA03F3 		lsl	r3, r1, r3
 719 0068 DB43     		mvns	r3, r3
 720 006a 1340     		ands	r3, r3, r2
 721 006c 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 722 006e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 723 0070 01FA02F2 		lsl	r2, r1, r2
 724 0074 1A43     		orrs	r2, r2, r3
 725 0076 7B68     		ldr	r3, [r7, #4]
 726 0078 5A60     		str	r2, [r3, #4]
 696:Core/Src/stm32f103xx_CMSIS.c **** 	}
 727              		.loc 2 696 3
 728 007a 00BF     		nop
 729              	.L34:
 730              	.L35:
 731              		.loc 2 698 1
 732 007c 00BF     		nop
 733 007e 1437     		adds	r7, r7, #20
 734              	.LCFI35:
 735              		.cfi_def_cfa_offset 4
 736 0080 BD46     		mov	sp, r7
 737              	.LCFI36:
 738              		.cfi_def_cfa_register 13
 739              		@ sp needed
 740 0082 80BC     		pop	{r7}
 741              	.LCFI37:
 742              		.cfi_restore 7
 743              		.cfi_def_cfa_offset 0
 744 0084 7047     		bx	lr
 745              		.cfi_endproc
 746              	.LFE74:
 748              		.section	.text.CMSIS_GPIO_SPEED_Set,"ax",%progbits
 749              		.align	1
 750              		.syntax unified
 751              		.thumb
 752              		.thumb_func
 754              	CMSIS_GPIO_SPEED_Set:
 755              	.LFB75:
 699:Core/Src/stm32f103xx_CMSIS.c **** 
 700:Core/Src/stm32f103xx_CMSIS.c **** // 
 701:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_SPEED_Set(GPIO_TypeDef *GPIO, uint8_t GPIO_Pin, uint8_t Speed) {
 756              		.loc 2 701 87
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 16
 759              		@ frame_needed = 1, uses_anonymous_args = 0
 760 0000 80B5     		push	{r7, lr}
 761              	.LCFI38:
 762              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 53


 763              		.cfi_offset 7, -8
 764              		.cfi_offset 14, -4
 765 0002 84B0     		sub	sp, sp, #16
 766              	.LCFI39:
 767              		.cfi_def_cfa_offset 24
 768 0004 00AF     		add	r7, sp, #0
 769              	.LCFI40:
 770              		.cfi_def_cfa_register 7
 771 0006 7860     		str	r0, [r7, #4]
 772 0008 0B46     		mov	r3, r1
 773 000a FB70     		strb	r3, [r7, #3]
 774 000c 1346     		mov	r3, r2
 775 000e BB70     		strb	r3, [r7, #2]
 702:Core/Src/stm32f103xx_CMSIS.c **** 	uint8_t Reg = 0;
 776              		.loc 2 702 10
 777 0010 0023     		movs	r3, #0
 778 0012 FB73     		strb	r3, [r7, #15]
 703:Core/Src/stm32f103xx_CMSIS.c **** 	if (GPIO_Pin < 8) {
 779              		.loc 2 703 5
 780 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 781 0016 072B     		cmp	r3, #7
 782 0018 02D8     		bhi	.L37
 704:Core/Src/stm32f103xx_CMSIS.c **** 		Reg = 0;
 783              		.loc 2 704 7
 784 001a 0023     		movs	r3, #0
 785 001c FB73     		strb	r3, [r7, #15]
 786 001e 01E0     		b	.L38
 787              	.L37:
 705:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
 706:Core/Src/stm32f103xx_CMSIS.c **** 		Reg = 1;
 788              		.loc 2 706 7
 789 0020 0123     		movs	r3, #1
 790 0022 FB73     		strb	r3, [r7, #15]
 791              	.L38:
 707:Core/Src/stm32f103xx_CMSIS.c **** 	}
 708:Core/Src/stm32f103xx_CMSIS.c **** 	//MODE
 709:Core/Src/stm32f103xx_CMSIS.c **** 	if (Speed == GPIO_SPEED_RESERVED) {
 792              		.loc 2 709 5
 793 0024 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 794 0026 002B     		cmp	r3, #0
 795 0028 06D1     		bne	.L39
 710:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b00);
 796              		.loc 2 710 3
 797 002a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 798 002c F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 799 002e 0023     		movs	r3, #0
 800 0030 7868     		ldr	r0, [r7, #4]
 801 0032 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 711:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_10_MHZ) {
 712:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b01);
 713:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_2_MHZ) {
 714:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 715:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_50_MHZ) {
 716:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 717:Core/Src/stm32f103xx_CMSIS.c **** 	}
 718:Core/Src/stm32f103xx_CMSIS.c **** }
 802              		.loc 2 718 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 54


 803 0036 1CE0     		b	.L43
 804              	.L39:
 711:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_10_MHZ) {
 805              		.loc 2 711 12
 806 0038 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 807 003a 012B     		cmp	r3, #1
 808 003c 06D1     		bne	.L41
 712:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_2_MHZ) {
 809              		.loc 2 712 3
 810 003e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 811 0040 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 812 0042 0123     		movs	r3, #1
 813 0044 7868     		ldr	r0, [r7, #4]
 814 0046 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 815              		.loc 2 718 1
 816 004a 12E0     		b	.L43
 817              	.L41:
 713:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 818              		.loc 2 713 12
 819 004c BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 820 004e 022B     		cmp	r3, #2
 821 0050 06D1     		bne	.L42
 714:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_50_MHZ) {
 822              		.loc 2 714 3
 823 0052 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 824 0054 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 825 0056 0223     		movs	r3, #2
 826 0058 7868     		ldr	r0, [r7, #4]
 827 005a FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 828              		.loc 2 718 1
 829 005e 08E0     		b	.L43
 830              	.L42:
 715:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 831              		.loc 2 715 12
 832 0060 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 833 0062 032B     		cmp	r3, #3
 834 0064 05D1     		bne	.L43
 716:Core/Src/stm32f103xx_CMSIS.c **** 	}
 835              		.loc 2 716 3
 836 0066 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 837 0068 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 838 006a 0323     		movs	r3, #3
 839 006c 7868     		ldr	r0, [r7, #4]
 840 006e FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 841              	.L43:
 842              		.loc 2 718 1
 843 0072 00BF     		nop
 844 0074 1037     		adds	r7, r7, #16
 845              	.LCFI41:
 846              		.cfi_def_cfa_offset 8
 847 0076 BD46     		mov	sp, r7
 848              	.LCFI42:
 849              		.cfi_def_cfa_register 13
 850              		@ sp needed
 851 0078 80BD     		pop	{r7, pc}
 852              		.cfi_endproc
 853              	.LFE75:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 55


 855              		.section	.text.CMSIS_GPIO_CNF_Set,"ax",%progbits
 856              		.align	1
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 861              	CMSIS_GPIO_CNF_Set:
 862              	.LFB76:
 719:Core/Src/stm32f103xx_CMSIS.c **** 
 720:Core/Src/stm32f103xx_CMSIS.c **** // 
 721:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_CNF_Set(GPIO_TypeDef *GPIO, uint8_t Reg, uint8_t Mode, uint8_t* CNF_Pos) {
 863              		.loc 2 721 97
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 16
 866              		@ frame_needed = 1, uses_anonymous_args = 0
 867              		@ link register save eliminated.
 868 0000 80B4     		push	{r7}
 869              	.LCFI43:
 870              		.cfi_def_cfa_offset 4
 871              		.cfi_offset 7, -4
 872 0002 85B0     		sub	sp, sp, #20
 873              	.LCFI44:
 874              		.cfi_def_cfa_offset 24
 875 0004 00AF     		add	r7, sp, #0
 876              	.LCFI45:
 877              		.cfi_def_cfa_register 7
 878 0006 F860     		str	r0, [r7, #12]
 879 0008 7B60     		str	r3, [r7, #4]
 880 000a 0B46     		mov	r3, r1
 881 000c FB72     		strb	r3, [r7, #11]
 882 000e 1346     		mov	r3, r2
 883 0010 BB72     		strb	r3, [r7, #10]
 722:Core/Src/stm32f103xx_CMSIS.c **** 	switch (Reg) {
 884              		.loc 2 722 2
 885 0012 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 886 0014 002B     		cmp	r3, #0
 887 0016 02D0     		beq	.L45
 888 0018 012B     		cmp	r3, #1
 889 001a 12D0     		beq	.L46
 723:Core/Src/stm32f103xx_CMSIS.c **** 	case (0):
 724:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRL, (0x3UL << *CNF_Pos), Mode << *CNF_Pos); 
 725:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 726:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 727:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRH, (0x3UL << *CNF_Pos), Mode << *CNF_Pos); 
 728:Core/Src/stm32f103xx_CMSIS.c **** 	}
 729:Core/Src/stm32f103xx_CMSIS.c **** }
 890              		.loc 2 729 1
 891 001c 21E0     		b	.L48
 892              	.L45:
 724:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 893              		.loc 2 724 3
 894 001e FB68     		ldr	r3, [r7, #12]
 895 0020 1A68     		ldr	r2, [r3]
 896 0022 7B68     		ldr	r3, [r7, #4]
 897 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 898 0026 1946     		mov	r1, r3
 899 0028 0323     		movs	r3, #3
 900 002a 8B40     		lsls	r3, r3, r1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 56


 901 002c DB43     		mvns	r3, r3
 902 002e 1340     		ands	r3, r3, r2
 903 0030 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 904 0032 7968     		ldr	r1, [r7, #4]
 905 0034 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 906 0036 8A40     		lsls	r2, r2, r1
 907 0038 1A43     		orrs	r2, r2, r3
 908 003a FB68     		ldr	r3, [r7, #12]
 909 003c 1A60     		str	r2, [r3]
 725:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 910              		.loc 2 725 3
 911 003e 00BF     		nop
 912              		.loc 2 729 1
 913 0040 0FE0     		b	.L48
 914              	.L46:
 727:Core/Src/stm32f103xx_CMSIS.c **** 	}
 915              		.loc 2 727 3
 916 0042 FB68     		ldr	r3, [r7, #12]
 917 0044 5A68     		ldr	r2, [r3, #4]
 918 0046 7B68     		ldr	r3, [r7, #4]
 919 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 920 004a 1946     		mov	r1, r3
 921 004c 0323     		movs	r3, #3
 922 004e 8B40     		lsls	r3, r3, r1
 923 0050 DB43     		mvns	r3, r3
 924 0052 1340     		ands	r3, r3, r2
 925 0054 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 926 0056 7968     		ldr	r1, [r7, #4]
 927 0058 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 928 005a 8A40     		lsls	r2, r2, r1
 929 005c 1A43     		orrs	r2, r2, r3
 930 005e FB68     		ldr	r3, [r7, #12]
 931 0060 5A60     		str	r2, [r3, #4]
 932              	.L48:
 933              		.loc 2 729 1
 934 0062 00BF     		nop
 935 0064 1437     		adds	r7, r7, #20
 936              	.LCFI46:
 937              		.cfi_def_cfa_offset 4
 938 0066 BD46     		mov	sp, r7
 939              	.LCFI47:
 940              		.cfi_def_cfa_register 13
 941              		@ sp needed
 942 0068 80BC     		pop	{r7}
 943              	.LCFI48:
 944              		.cfi_restore 7
 945              		.cfi_def_cfa_offset 0
 946 006a 7047     		bx	lr
 947              		.cfi_endproc
 948              	.LFE76:
 950              		.section	.text.CMSIS_GPIO_Reg_Set,"ax",%progbits
 951              		.align	1
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 956              	CMSIS_GPIO_Reg_Set:
 957              	.LFB77:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 57


 730:Core/Src/stm32f103xx_CMSIS.c **** 
 731:Core/Src/stm32f103xx_CMSIS.c **** // 
 732:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_Reg_Set(GPIO_TypeDef *GPIO, uint8_t* GPIO_Pin, uint8_t Configuration_mode, u
 958              		.loc 2 732 144
 959              		.cfi_startproc
 960              		@ args = 8, pretend = 0, frame = 16
 961              		@ frame_needed = 1, uses_anonymous_args = 0
 962 0000 80B5     		push	{r7, lr}
 963              	.LCFI49:
 964              		.cfi_def_cfa_offset 8
 965              		.cfi_offset 7, -8
 966              		.cfi_offset 14, -4
 967 0002 84B0     		sub	sp, sp, #16
 968              	.LCFI50:
 969              		.cfi_def_cfa_offset 24
 970 0004 00AF     		add	r7, sp, #0
 971              	.LCFI51:
 972              		.cfi_def_cfa_register 7
 973 0006 F860     		str	r0, [r7, #12]
 974 0008 B960     		str	r1, [r7, #8]
 975 000a 1146     		mov	r1, r2
 976 000c 1A46     		mov	r2, r3
 977 000e 0B46     		mov	r3, r1
 978 0010 FB71     		strb	r3, [r7, #7]
 979 0012 1346     		mov	r3, r2
 980 0014 BB71     		strb	r3, [r7, #6]
 733:Core/Src/stm32f103xx_CMSIS.c **** 	switch (Configuration_mode) {
 981              		.loc 2 733 2
 982 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 983 0018 022B     		cmp	r3, #2
 984 001a 30D0     		beq	.L50
 985 001c 022B     		cmp	r3, #2
 986 001e 6FDC     		bgt	.L66
 987 0020 002B     		cmp	r3, #0
 988 0022 02D0     		beq	.L52
 989 0024 012B     		cmp	r3, #1
 990 0026 15D0     		beq	.L53
 734:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_GENERAL_PURPOSE_OUTPUT):
 735:Core/Src/stm32f103xx_CMSIS.c **** 		switch (Type) {
 736:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 737:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 738:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 739:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 740:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 741:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 742:Core/Src/stm32f103xx_CMSIS.c **** 		}
 743:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 744:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 745:Core/Src/stm32f103xx_CMSIS.c **** 		switch (Type) {
 746:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 747:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 748:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 749:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 750:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b11, *(&CNF_Pos));
 751:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 752:Core/Src/stm32f103xx_CMSIS.c **** 		}
 753:Core/Src/stm32f103xx_CMSIS.c **** 		break;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 58


 754:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_INPUT):
 755:Core/Src/stm32f103xx_CMSIS.c **** 		switch (Type) {
 756:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_ANALOG):
 757:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 758:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 759:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_FLOATING):
 760:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 761:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 762:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_PULL_DOWN):
 763:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 764:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 765:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 766:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_INPUT_PULL_UP):
 767:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 768:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 769:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 770:Core/Src/stm32f103xx_CMSIS.c **** 		}
 771:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 772:Core/Src/stm32f103xx_CMSIS.c **** 	}
 773:Core/Src/stm32f103xx_CMSIS.c **** }
 991              		.loc 2 773 1
 992 0028 6AE0     		b	.L66
 993              	.L52:
 735:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 994              		.loc 2 735 3
 995 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 996 002c 002B     		cmp	r3, #0
 997 002e 02D0     		beq	.L54
 998 0030 012B     		cmp	r3, #1
 999 0032 07D0     		beq	.L55
 743:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 1000              		.loc 2 743 3
 1001 0034 64E0     		b	.L51
 1002              	.L54:
 737:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1003              		.loc 2 737 4
 1004 0036 FB69     		ldr	r3, [r7, #28]
 1005 0038 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1006 003a 0022     		movs	r2, #0
 1007 003c F868     		ldr	r0, [r7, #12]
 1008 003e FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 738:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 1009              		.loc 2 738 4
 1010 0042 06E0     		b	.L56
 1011              	.L55:
 740:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1012              		.loc 2 740 4
 1013 0044 FB69     		ldr	r3, [r7, #28]
 1014 0046 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1015 0048 0122     		movs	r2, #1
 1016 004a F868     		ldr	r0, [r7, #12]
 1017 004c FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 741:Core/Src/stm32f103xx_CMSIS.c **** 		}
 1018              		.loc 2 741 4
 1019 0050 00BF     		nop
 1020              	.L56:
 743:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 59


 1021              		.loc 2 743 3
 1022 0052 55E0     		b	.L51
 1023              	.L53:
 745:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 1024              		.loc 2 745 3
 1025 0054 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1026 0056 002B     		cmp	r3, #0
 1027 0058 02D0     		beq	.L57
 1028 005a 012B     		cmp	r3, #1
 1029 005c 07D0     		beq	.L58
 753:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_INPUT):
 1030              		.loc 2 753 3
 1031 005e 4FE0     		b	.L51
 1032              	.L57:
 747:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1033              		.loc 2 747 4
 1034 0060 FB69     		ldr	r3, [r7, #28]
 1035 0062 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1036 0064 0222     		movs	r2, #2
 1037 0066 F868     		ldr	r0, [r7, #12]
 1038 0068 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 748:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 1039              		.loc 2 748 4
 1040 006c 06E0     		b	.L59
 1041              	.L58:
 750:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1042              		.loc 2 750 4
 1043 006e FB69     		ldr	r3, [r7, #28]
 1044 0070 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1045 0072 0322     		movs	r2, #3
 1046 0074 F868     		ldr	r0, [r7, #12]
 1047 0076 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 751:Core/Src/stm32f103xx_CMSIS.c **** 		}
 1048              		.loc 2 751 4
 1049 007a 00BF     		nop
 1050              	.L59:
 753:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_INPUT):
 1051              		.loc 2 753 3
 1052 007c 40E0     		b	.L51
 1053              	.L50:
 755:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_ANALOG):
 1054              		.loc 2 755 3
 1055 007e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1056 0080 023B     		subs	r3, r3, #2
 1057 0082 032B     		cmp	r3, #3
 1058 0084 3BD8     		bhi	.L67
 1059 0086 01A2     		adr	r2, .L62
 1060 0088 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1061              		.p2align 2
 1062              	.L62:
 1063 008c 9D000000 		.word	.L65+1
 1064 0090 AB000000 		.word	.L64+1
 1065 0094 B9000000 		.word	.L63+1
 1066 0098 DD000000 		.word	.L61+1
 1067              		.p2align 1
 1068              	.L65:
 757:Core/Src/stm32f103xx_CMSIS.c **** 			break;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 60


 1069              		.loc 2 757 4
 1070 009c FB69     		ldr	r3, [r7, #28]
 1071 009e 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1072 00a0 0022     		movs	r2, #0
 1073 00a2 F868     		ldr	r0, [r7, #12]
 1074 00a4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 758:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_FLOATING):
 1075              		.loc 2 758 4
 1076 00a8 29E0     		b	.L60
 1077              	.L64:
 760:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1078              		.loc 2 760 4
 1079 00aa FB69     		ldr	r3, [r7, #28]
 1080 00ac 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1081 00ae 0122     		movs	r2, #1
 1082 00b0 F868     		ldr	r0, [r7, #12]
 1083 00b2 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 761:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_PULL_DOWN):
 1084              		.loc 2 761 4
 1085 00b6 22E0     		b	.L60
 1086              	.L63:
 763:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1087              		.loc 2 763 4
 1088 00b8 FB69     		ldr	r3, [r7, #28]
 1089 00ba 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1090 00bc 0222     		movs	r2, #2
 1091 00be F868     		ldr	r0, [r7, #12]
 1092 00c0 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 764:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1093              		.loc 2 764 4
 1094 00c4 FB68     		ldr	r3, [r7, #12]
 1095 00c6 DA68     		ldr	r2, [r3, #12]
 1096 00c8 BB68     		ldr	r3, [r7, #8]
 1097 00ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1098 00cc 1946     		mov	r1, r3
 1099 00ce 0123     		movs	r3, #1
 1100 00d0 8B40     		lsls	r3, r3, r1
 1101 00d2 DB43     		mvns	r3, r3
 1102 00d4 1A40     		ands	r2, r2, r3
 1103 00d6 FB68     		ldr	r3, [r7, #12]
 1104 00d8 DA60     		str	r2, [r3, #12]
 765:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_INPUT_PULL_UP):
 1105              		.loc 2 765 4
 1106 00da 10E0     		b	.L60
 1107              	.L61:
 767:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1108              		.loc 2 767 4
 1109 00dc FB69     		ldr	r3, [r7, #28]
 1110 00de 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1111 00e0 0222     		movs	r2, #2
 1112 00e2 F868     		ldr	r0, [r7, #12]
 1113 00e4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 768:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1114              		.loc 2 768 4
 1115 00e8 FB68     		ldr	r3, [r7, #12]
 1116 00ea DA68     		ldr	r2, [r3, #12]
 1117 00ec BB68     		ldr	r3, [r7, #8]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 61


 1118 00ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1119 00f0 1946     		mov	r1, r3
 1120 00f2 0123     		movs	r3, #1
 1121 00f4 8B40     		lsls	r3, r3, r1
 1122 00f6 1A43     		orrs	r2, r2, r3
 1123 00f8 FB68     		ldr	r3, [r7, #12]
 1124 00fa DA60     		str	r2, [r3, #12]
 769:Core/Src/stm32f103xx_CMSIS.c **** 		}
 1125              		.loc 2 769 4
 1126 00fc 00BF     		nop
 1127              	.L60:
 1128              	.L67:
 771:Core/Src/stm32f103xx_CMSIS.c **** 	}
 1129              		.loc 2 771 3
 1130 00fe 00BF     		nop
 1131              	.L51:
 1132              	.L66:
 1133              		.loc 2 773 1
 1134 0100 00BF     		nop
 1135 0102 1037     		adds	r7, r7, #16
 1136              	.LCFI52:
 1137              		.cfi_def_cfa_offset 8
 1138 0104 BD46     		mov	sp, r7
 1139              	.LCFI53:
 1140              		.cfi_def_cfa_register 13
 1141              		@ sp needed
 1142 0106 80BD     		pop	{r7, pc}
 1143              		.cfi_endproc
 1144              	.LFE77:
 1146              		.section	.text.CMSIS_GPIO_init,"ax",%progbits
 1147              		.align	1
 1148              		.global	CMSIS_GPIO_init
 1149              		.syntax unified
 1150              		.thumb
 1151              		.thumb_func
 1153              	CMSIS_GPIO_init:
 1154              	.LFB78:
 774:Core/Src/stm32f103xx_CMSIS.c **** 
 775:Core/Src/stm32f103xx_CMSIS.c **** 
 776:Core/Src/stm32f103xx_CMSIS.c **** /**
 777:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 778:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   GPIO
 779:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 780:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 781:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *GPIO -  GPIO(A, B, C, D, E)
 782:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  GPIO_Pin -   0-15
 783:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Congiguration_mode: GPIO_GENERAL_PURPOSE_OUTPUT, GPIO_ALTERNATIVE_FUNCTION_OUTPUT, GPIO
 784:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Type: GPIO_OUTPUT_PUSH_PULL,
 785:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_OUTPUT_OPEN_DRAIN,
 786:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_ANALOG,
 787:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_FLOATING,
 788:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_DOWN,
 789:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_UP
 790:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Speed: GPIO_SPEED_RESERVED,
 791:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_10_MHZ,
 792:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_2_MHZ,
 793:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_50_MHZ 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 62


 794:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 795:Core/Src/stm32f103xx_CMSIS.c ****  */
 796:Core/Src/stm32f103xx_CMSIS.c **** 
 797:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_GPIO_init(GPIO_TypeDef *GPIO, uint8_t GPIO_Pin, uint8_t Configuration_mode, uint8_t Type
 1155              		.loc 2 797 117
 1156              		.cfi_startproc
 1157              		@ args = 4, pretend = 0, frame = 16
 1158              		@ frame_needed = 1, uses_anonymous_args = 0
 1159 0000 80B5     		push	{r7, lr}
 1160              	.LCFI54:
 1161              		.cfi_def_cfa_offset 8
 1162              		.cfi_offset 7, -8
 1163              		.cfi_offset 14, -4
 1164 0002 86B0     		sub	sp, sp, #24
 1165              	.LCFI55:
 1166              		.cfi_def_cfa_offset 32
 1167 0004 02AF     		add	r7, sp, #8
 1168              	.LCFI56:
 1169              		.cfi_def_cfa 7, 24
 1170 0006 7860     		str	r0, [r7, #4]
 1171 0008 0846     		mov	r0, r1
 1172 000a 1146     		mov	r1, r2
 1173 000c 1A46     		mov	r2, r3
 1174 000e 0346     		mov	r3, r0
 1175 0010 FB70     		strb	r3, [r7, #3]
 1176 0012 0B46     		mov	r3, r1
 1177 0014 BB70     		strb	r3, [r7, #2]
 1178 0016 1346     		mov	r3, r2
 1179 0018 7B70     		strb	r3, [r7, #1]
 798:Core/Src/stm32f103xx_CMSIS.c **** 	uint8_t CNF_Pos = 0;
 1180              		.loc 2 798 10
 1181 001a 0023     		movs	r3, #0
 1182 001c FB73     		strb	r3, [r7, #15]
 799:Core/Src/stm32f103xx_CMSIS.c **** 	if (GPIO == GPIOA) {
 1183              		.loc 2 799 5
 1184 001e 7B68     		ldr	r3, [r7, #4]
 1185 0020 354A     		ldr	r2, .L77
 1186 0022 9342     		cmp	r3, r2
 1187 0024 06D1     		bne	.L69
 800:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 1188              		.loc 2 800 3
 1189 0026 354B     		ldr	r3, .L77+4
 1190 0028 9B69     		ldr	r3, [r3, #24]
 1191 002a 344A     		ldr	r2, .L77+4
 1192 002c 43F00403 		orr	r3, r3, #4
 1193 0030 9361     		str	r3, [r2, #24]
 1194 0032 2AE0     		b	.L70
 1195              	.L69:
 801:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOB) {
 1196              		.loc 2 801 12
 1197 0034 7B68     		ldr	r3, [r7, #4]
 1198 0036 324A     		ldr	r2, .L77+8
 1199 0038 9342     		cmp	r3, r2
 1200 003a 06D1     		bne	.L71
 802:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); //   B
 1201              		.loc 2 802 3
 1202 003c 2F4B     		ldr	r3, .L77+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 63


 1203 003e 9B69     		ldr	r3, [r3, #24]
 1204 0040 2E4A     		ldr	r2, .L77+4
 1205 0042 43F00803 		orr	r3, r3, #8
 1206 0046 9361     		str	r3, [r2, #24]
 1207 0048 1FE0     		b	.L70
 1208              	.L71:
 803:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOC) {
 1209              		.loc 2 803 12
 1210 004a 7B68     		ldr	r3, [r7, #4]
 1211 004c 2D4A     		ldr	r2, .L77+12
 1212 004e 9342     		cmp	r3, r2
 1213 0050 06D1     		bne	.L72
 804:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN); //   C
 1214              		.loc 2 804 3
 1215 0052 2A4B     		ldr	r3, .L77+4
 1216 0054 9B69     		ldr	r3, [r3, #24]
 1217 0056 294A     		ldr	r2, .L77+4
 1218 0058 43F01003 		orr	r3, r3, #16
 1219 005c 9361     		str	r3, [r2, #24]
 1220 005e 14E0     		b	.L70
 1221              	.L72:
 805:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOD) {
 1222              		.loc 2 805 12
 1223 0060 7B68     		ldr	r3, [r7, #4]
 1224 0062 294A     		ldr	r2, .L77+16
 1225 0064 9342     		cmp	r3, r2
 1226 0066 06D1     		bne	.L73
 806:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN); //   D
 1227              		.loc 2 806 3
 1228 0068 244B     		ldr	r3, .L77+4
 1229 006a 9B69     		ldr	r3, [r3, #24]
 1230 006c 234A     		ldr	r2, .L77+4
 1231 006e 43F02003 		orr	r3, r3, #32
 1232 0072 9361     		str	r3, [r2, #24]
 1233 0074 09E0     		b	.L70
 1234              	.L73:
 807:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOE) {
 1235              		.loc 2 807 12
 1236 0076 7B68     		ldr	r3, [r7, #4]
 1237 0078 244A     		ldr	r2, .L77+20
 1238 007a 9342     		cmp	r3, r2
 1239 007c 05D1     		bne	.L70
 808:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN); //   E
 1240              		.loc 2 808 3
 1241 007e 1F4B     		ldr	r3, .L77+4
 1242 0080 9B69     		ldr	r3, [r3, #24]
 1243 0082 1E4A     		ldr	r2, .L77+4
 1244 0084 43F04003 		orr	r3, r3, #64
 1245 0088 9361     		str	r3, [r2, #24]
 1246              	.L70:
 809:Core/Src/stm32f103xx_CMSIS.c **** 	}
 810:Core/Src/stm32f103xx_CMSIS.c **** 	
 811:Core/Src/stm32f103xx_CMSIS.c **** 	CMSIS_GPIO_SPEED_Set(GPIO, GPIO_Pin, Speed);
 1247              		.loc 2 811 2
 1248 008a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1249 008c 3A7E     		ldrb	r2, [r7, #24]	@ zero_extendqisi2
 1250 008e 1946     		mov	r1, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 64


 1251 0090 7868     		ldr	r0, [r7, #4]
 1252 0092 FFF7FEFF 		bl	CMSIS_GPIO_SPEED_Set
 812:Core/Src/stm32f103xx_CMSIS.c **** 	
 813:Core/Src/stm32f103xx_CMSIS.c **** 	if (GPIO_Pin < 8) {
 1253              		.loc 2 813 15
 1254 0096 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1255              		.loc 2 813 5
 1256 0098 072B     		cmp	r3, #7
 1257 009a 12D8     		bhi	.L74
 814:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 1258              		.loc 2 814 28
 1259 009c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1260 009e 9B00     		lsls	r3, r3, #2
 1261 00a0 DBB2     		uxtb	r3, r3
 1262 00a2 0233     		adds	r3, r3, #2
 1263 00a4 DBB2     		uxtb	r3, r3
 1264              		.loc 2 814 11
 1265 00a6 FB73     		strb	r3, [r7, #15]
 815:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 0, &CNF_Pos);
 1266              		.loc 2 815 3
 1267 00a8 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
 1268 00aa BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1269 00ac F91C     		adds	r1, r7, #3
 1270 00ae 07F10F03 		add	r3, r7, #15
 1271 00b2 0193     		str	r3, [sp, #4]
 1272 00b4 0023     		movs	r3, #0
 1273 00b6 0093     		str	r3, [sp]
 1274 00b8 0346     		mov	r3, r0
 1275 00ba 7868     		ldr	r0, [r7, #4]
 1276 00bc FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 816:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
 817:Core/Src/stm32f103xx_CMSIS.c **** 		GPIO_Pin = GPIO_Pin - 8;
 818:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 819:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 820:Core/Src/stm32f103xx_CMSIS.c **** 	}
 821:Core/Src/stm32f103xx_CMSIS.c **** }
 1277              		.loc 2 821 1
 1278 00c0 15E0     		b	.L76
 1279              	.L74:
 817:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 1280              		.loc 2 817 23
 1281 00c2 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1282 00c4 083B     		subs	r3, r3, #8
 1283 00c6 DBB2     		uxtb	r3, r3
 817:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 1284              		.loc 2 817 12
 1285 00c8 FB70     		strb	r3, [r7, #3]
 818:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1286              		.loc 2 818 28
 1287 00ca FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1288 00cc 9B00     		lsls	r3, r3, #2
 1289 00ce DBB2     		uxtb	r3, r3
 1290 00d0 0233     		adds	r3, r3, #2
 1291 00d2 DBB2     		uxtb	r3, r3
 818:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1292              		.loc 2 818 11
 1293 00d4 FB73     		strb	r3, [r7, #15]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 65


 819:Core/Src/stm32f103xx_CMSIS.c **** 	}
 1294              		.loc 2 819 3
 1295 00d6 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
 1296 00d8 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1297 00da F91C     		adds	r1, r7, #3
 1298 00dc 07F10F03 		add	r3, r7, #15
 1299 00e0 0193     		str	r3, [sp, #4]
 1300 00e2 0123     		movs	r3, #1
 1301 00e4 0093     		str	r3, [sp]
 1302 00e6 0346     		mov	r3, r0
 1303 00e8 7868     		ldr	r0, [r7, #4]
 1304 00ea FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 1305              	.L76:
 1306              		.loc 2 821 1
 1307 00ee 00BF     		nop
 1308 00f0 1037     		adds	r7, r7, #16
 1309              	.LCFI57:
 1310              		.cfi_def_cfa_offset 8
 1311 00f2 BD46     		mov	sp, r7
 1312              	.LCFI58:
 1313              		.cfi_def_cfa_register 13
 1314              		@ sp needed
 1315 00f4 80BD     		pop	{r7, pc}
 1316              	.L78:
 1317 00f6 00BF     		.align	2
 1318              	.L77:
 1319 00f8 00080140 		.word	1073809408
 1320 00fc 00100240 		.word	1073876992
 1321 0100 000C0140 		.word	1073810432
 1322 0104 00100140 		.word	1073811456
 1323 0108 00140140 		.word	1073812480
 1324 010c 00180140 		.word	1073813504
 1325              		.cfi_endproc
 1326              	.LFE78:
 1328              		.section	.text.CMSIS_Blink_PC13,"ax",%progbits
 1329              		.align	1
 1330              		.global	CMSIS_Blink_PC13
 1331              		.syntax unified
 1332              		.thumb
 1333              		.thumb_func
 1335              	CMSIS_Blink_PC13:
 1336              	.LFB79:
 822:Core/Src/stm32f103xx_CMSIS.c **** 
 823:Core/Src/stm32f103xx_CMSIS.c **** 
 824:Core/Src/stm32f103xx_CMSIS.c **** /**
 825:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 826:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Blink PIN PC13     Push-Pull
 827:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 828:Core/Src/stm32f103xx_CMSIS.c ****  */
 829:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Blink_PC13(uint32_t ms) {
 1337              		.loc 2 829 36
 1338              		.cfi_startproc
 1339              		@ args = 0, pretend = 0, frame = 8
 1340              		@ frame_needed = 1, uses_anonymous_args = 0
 1341 0000 80B5     		push	{r7, lr}
 1342              	.LCFI59:
 1343              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 66


 1344              		.cfi_offset 7, -8
 1345              		.cfi_offset 14, -4
 1346 0002 82B0     		sub	sp, sp, #8
 1347              	.LCFI60:
 1348              		.cfi_def_cfa_offset 16
 1349 0004 00AF     		add	r7, sp, #0
 1350              	.LCFI61:
 1351              		.cfi_def_cfa_register 7
 1352 0006 7860     		str	r0, [r7, #4]
 830:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOC->BSRR = GPIO_BSRR_BR13;
 1353              		.loc 2 830 7
 1354 0008 084B     		ldr	r3, .L80
 1355              		.loc 2 830 14
 1356 000a 4FF00052 		mov	r2, #536870912
 1357 000e 1A61     		str	r2, [r3, #16]
 831:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_ms(ms);
 1358              		.loc 2 831 2
 1359 0010 7868     		ldr	r0, [r7, #4]
 1360 0012 FFF7FEFF 		bl	Delay_ms
 832:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOC->BSRR = GPIO_BSRR_BS13;
 1361              		.loc 2 832 7
 1362 0016 054B     		ldr	r3, .L80
 1363              		.loc 2 832 14
 1364 0018 4FF40052 		mov	r2, #8192
 1365 001c 1A61     		str	r2, [r3, #16]
 833:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_ms(ms);
 1366              		.loc 2 833 2
 1367 001e 7868     		ldr	r0, [r7, #4]
 1368 0020 FFF7FEFF 		bl	Delay_ms
 834:Core/Src/stm32f103xx_CMSIS.c **** }
 1369              		.loc 2 834 1
 1370 0024 00BF     		nop
 1371 0026 0837     		adds	r7, r7, #8
 1372              	.LCFI62:
 1373              		.cfi_def_cfa_offset 8
 1374 0028 BD46     		mov	sp, r7
 1375              	.LCFI63:
 1376              		.cfi_def_cfa_register 13
 1377              		@ sp needed
 1378 002a 80BD     		pop	{r7, pc}
 1379              	.L81:
 1380              		.align	2
 1381              	.L80:
 1382 002c 00100140 		.word	1073811456
 1383              		.cfi_endproc
 1384              	.LFE79:
 1386              		.section	.text.CMSIS_PA8_MCO_init,"ax",%progbits
 1387              		.align	1
 1388              		.global	CMSIS_PA8_MCO_init
 1389              		.syntax unified
 1390              		.thumb
 1391              		.thumb_func
 1393              	CMSIS_PA8_MCO_init:
 1394              	.LFB80:
 835:Core/Src/stm32f103xx_CMSIS.c **** 
 836:Core/Src/stm32f103xx_CMSIS.c **** /**
 837:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 67


 838:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  MCO c    PA8
 839:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 840:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 841:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 842:Core/Src/stm32f103xx_CMSIS.c ****  */
 843:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PA8_MCO_init(void) {
 1395              		.loc 2 843 31
 1396              		.cfi_startproc
 1397              		@ args = 0, pretend = 0, frame = 0
 1398              		@ frame_needed = 1, uses_anonymous_args = 0
 1399              		@ link register save eliminated.
 1400 0000 80B4     		push	{r7}
 1401              	.LCFI64:
 1402              		.cfi_def_cfa_offset 4
 1403              		.cfi_offset 7, -4
 1404 0002 00AF     		add	r7, sp, #0
 1405              	.LCFI65:
 1406              		.cfi_def_cfa_register 7
 844:Core/Src/stm32f103xx_CMSIS.c **** 	// MCO      RCC
 845:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, RCC_CFGR_MCO_PLLCLK_DIV2); //  
 1407              		.loc 2 845 2
 1408 0004 0E4B     		ldr	r3, .L83
 1409 0006 5B68     		ldr	r3, [r3, #4]
 1410 0008 0D4A     		ldr	r2, .L83
 1411 000a 43F0E063 		orr	r3, r3, #117440512
 1412 000e 5360     		str	r3, [r2, #4]
 846:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   A
 1413              		.loc 2 846 2
 1414 0010 0B4B     		ldr	r3, .L83
 1415 0012 9B69     		ldr	r3, [r3, #24]
 1416 0014 0A4A     		ldr	r2, .L83
 1417 0016 43F00403 		orr	r3, r3, #4
 1418 001a 9361     		str	r3, [r2, #24]
 847:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8, 0b11 << GPIO_CRH_MODE8_Pos); // GPIOA 
 1419              		.loc 2 847 2
 1420 001c 094B     		ldr	r3, .L83+4
 1421 001e 5B68     		ldr	r3, [r3, #4]
 1422 0020 084A     		ldr	r2, .L83+4
 1423 0022 43F00303 		orr	r3, r3, #3
 1424 0026 5360     		str	r3, [r2, #4]
 848:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8, 0b10 << GPIO_CRH_CNF8_Pos); // GPIOA 
 1425              		.loc 2 848 2
 1426 0028 064B     		ldr	r3, .L83+4
 1427 002a 5B68     		ldr	r3, [r3, #4]
 1428 002c 23F00C03 		bic	r3, r3, #12
 1429 0030 044A     		ldr	r2, .L83+4
 1430 0032 43F00803 		orr	r3, r3, #8
 1431 0036 5360     		str	r3, [r2, #4]
 849:Core/Src/stm32f103xx_CMSIS.c **** }
 1432              		.loc 2 849 1
 1433 0038 00BF     		nop
 1434 003a BD46     		mov	sp, r7
 1435              	.LCFI66:
 1436              		.cfi_def_cfa_register 13
 1437              		@ sp needed
 1438 003c 80BC     		pop	{r7}
 1439              	.LCFI67:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 68


 1440              		.cfi_restore 7
 1441              		.cfi_def_cfa_offset 0
 1442 003e 7047     		bx	lr
 1443              	.L84:
 1444              		.align	2
 1445              	.L83:
 1446 0040 00100240 		.word	1073876992
 1447 0044 00080140 		.word	1073809408
 1448              		.cfi_endproc
 1449              	.LFE80:
 1451              		.section	.text.CMSIS_RCC_AFIO_enable,"ax",%progbits
 1452              		.align	1
 1453              		.global	CMSIS_RCC_AFIO_enable
 1454              		.syntax unified
 1455              		.thumb
 1456              		.thumb_func
 1458              	CMSIS_RCC_AFIO_enable:
 1459              	.LFB81:
 850:Core/Src/stm32f103xx_CMSIS.c **** 
 851:Core/Src/stm32f103xx_CMSIS.c **** /*================================  EXTI =======================================*/
 852:Core/Src/stm32f103xx_CMSIS.c **** 
 853:Core/Src/stm32f103xx_CMSIS.c **** /**
 854:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 855:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  EXTI.
 856:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 10 Interrupts and events (. 197)
 857:Core/Src/stm32f103xx_CMSIS.c ****  *     ,    EXTI  
 858:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 859:Core/Src/stm32f103xx_CMSIS.c ****  */
 860:Core/Src/stm32f103xx_CMSIS.c **** 
 861:Core/Src/stm32f103xx_CMSIS.c ****  //  10.1.1 SysTick calibration value register
 862:Core/Src/stm32f103xx_CMSIS.c ****  //  The SysTick calibration value is set to 9000, which gives a reference time base of 1 ms with
 863:Core/Src/stm32f103xx_CMSIS.c ****  //  the SysTick clock set to 9 MHz(max HCLK / 8).
 864:Core/Src/stm32f103xx_CMSIS.c ****  //        9 MHz, ..    
 865:Core/Src/stm32f103xx_CMSIS.c **** 
 866:Core/Src/stm32f103xx_CMSIS.c ****  //    10.1.2 Interrupt and exception vectors   
 867:Core/Src/stm32f103xx_CMSIS.c ****  //        startup_stm32f
 868:Core/Src/stm32f103xx_CMSIS.c ****  //  . Figure 21. External interrupt/event GPIO mapping (. 210)
 869:Core/Src/stm32f103xx_CMSIS.c ****  //      EXTI 0-15.
 870:Core/Src/stm32f103xx_CMSIS.c ****  //      .
 871:Core/Src/stm32f103xx_CMSIS.c ****  //     EXTI     
 872:Core/Src/stm32f103xx_CMSIS.c ****  //  : EXTI0.    ,  PA0,  PB0
 873:Core/Src/stm32f103xx_CMSIS.c ****  //     . 210  :
 874:Core/Src/stm32f103xx_CMSIS.c **** 
 875:Core/Src/stm32f103xx_CMSIS.c ****  /**
 876:Core/Src/stm32f103xx_CMSIS.c ****  *  1. To configure the AFIO_EXTICRx for the mapping of external interrupt/event lines onto GPIOs, 
 877:Core/Src/stm32f103xx_CMSIS.c ****  *  clock should first be enabled. Refer to Section 7.3.7: APB2 peripheral clock enable register
 878:Core/Src/stm32f103xx_CMSIS.c ****  *  (RCC_APB2ENR) for low-, medium-, high- and XL-density devices and, to Section 8.3.7: APB2 perip
 879:Core/Src/stm32f103xx_CMSIS.c ****  *  clock enable register (RCC_APB2ENR) for connectivity line devices.
 880:Core/Src/stm32f103xx_CMSIS.c ****  */
 881:Core/Src/stm32f103xx_CMSIS.c **** 
 882:Core/Src/stm32f103xx_CMSIS.c ****  //   ,  ,     EXTI 
 883:Core/Src/stm32f103xx_CMSIS.c **** 
 884:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_AFIO_enable(void) {
 1460              		.loc 2 884 34
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 0
 1463              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 69


 1464              		@ link register save eliminated.
 1465 0000 80B4     		push	{r7}
 1466              	.LCFI68:
 1467              		.cfi_def_cfa_offset 4
 1468              		.cfi_offset 7, -4
 1469 0002 00AF     		add	r7, sp, #0
 1470              	.LCFI69:
 1471              		.cfi_def_cfa_register 7
 885:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //   
 1472              		.loc 2 885 2
 1473 0004 044B     		ldr	r3, .L86
 1474 0006 9B69     		ldr	r3, [r3, #24]
 1475 0008 034A     		ldr	r2, .L86
 1476 000a 43F00103 		orr	r3, r3, #1
 1477 000e 9361     		str	r3, [r2, #24]
 886:Core/Src/stm32f103xx_CMSIS.c **** }
 1478              		.loc 2 886 1
 1479 0010 00BF     		nop
 1480 0012 BD46     		mov	sp, r7
 1481              	.LCFI70:
 1482              		.cfi_def_cfa_register 13
 1483              		@ sp needed
 1484 0014 80BC     		pop	{r7}
 1485              	.LCFI71:
 1486              		.cfi_restore 7
 1487              		.cfi_def_cfa_offset 0
 1488 0016 7047     		bx	lr
 1489              	.L87:
 1490              		.align	2
 1491              	.L86:
 1492 0018 00100240 		.word	1073876992
 1493              		.cfi_endproc
 1494              	.LFE81:
 1496              		.section	.text.CMSIS_AFIO_EXTICR1_B0_select,"ax",%progbits
 1497              		.align	1
 1498              		.global	CMSIS_AFIO_EXTICR1_B0_select
 1499              		.syntax unified
 1500              		.thumb
 1501              		.thumb_func
 1503              	CMSIS_AFIO_EXTICR1_B0_select:
 1504              	.LFB82:
 887:Core/Src/stm32f103xx_CMSIS.c **** //   ,     AFIO->EXTICR1, 
 888:Core/Src/stm32f103xx_CMSIS.c **** //   ,     PB0  
 889:Core/Src/stm32f103xx_CMSIS.c **** 
 890:Core/Src/stm32f103xx_CMSIS.c **** // . . 9.4.3 External interrupt configuration register 1 (AFIO_EXTICR1) (. 191)
 891:Core/Src/stm32f103xx_CMSIS.c **** 
 892:Core/Src/stm32f103xx_CMSIS.c **** /**
 893:Core/Src/stm32f103xx_CMSIS.c **** *  Bits 15:0 EXTIx[3:0]: EXTI x configuration (x= 0 to 3)
 894:Core/Src/stm32f103xx_CMSIS.c **** *  These bits are written by software to select the source input for EXTIx external interrupt.
 895:Core/Src/stm32f103xx_CMSIS.c **** *  Refer to Section 10.2.5: External interrupt/event line mapping
 896:Core/Src/stm32f103xx_CMSIS.c **** *  0000: PA[x] pin
 897:Core/Src/stm32f103xx_CMSIS.c **** *  0001: PB[x] pin
 898:Core/Src/stm32f103xx_CMSIS.c **** *  0010: PC[x] pin
 899:Core/Src/stm32f103xx_CMSIS.c **** *  0011: PD[x] pin
 900:Core/Src/stm32f103xx_CMSIS.c **** *  0100: PE[x] pin
 901:Core/Src/stm32f103xx_CMSIS.c **** *  0101: PF[x] pin
 902:Core/Src/stm32f103xx_CMSIS.c **** *  0110: PG[x] pin
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 70


 903:Core/Src/stm32f103xx_CMSIS.c **** */
 904:Core/Src/stm32f103xx_CMSIS.c **** 
 905:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_AFIO_EXTICR1_B0_select(void) {
 1505              		.loc 2 905 41
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 0
 1508              		@ frame_needed = 1, uses_anonymous_args = 0
 1509              		@ link register save eliminated.
 1510 0000 80B4     		push	{r7}
 1511              	.LCFI72:
 1512              		.cfi_def_cfa_offset 4
 1513              		.cfi_offset 7, -4
 1514 0002 00AF     		add	r7, sp, #0
 1515              	.LCFI73:
 1516              		.cfi_def_cfa_register 7
 906:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(AFIO->EXTICR[0], AFIO_EXTICR1_EXTI0, AFIO_EXTICR1_EXTI0_PB); //AFIO_EXTICR1, EXTI0, 
 1517              		.loc 2 906 2
 1518 0004 054B     		ldr	r3, .L89
 1519 0006 9B68     		ldr	r3, [r3, #8]
 1520 0008 23F00F03 		bic	r3, r3, #15
 1521 000c 034A     		ldr	r2, .L89
 1522 000e 43F00103 		orr	r3, r3, #1
 1523 0012 9360     		str	r3, [r2, #8]
 907:Core/Src/stm32f103xx_CMSIS.c **** }
 1524              		.loc 2 907 1
 1525 0014 00BF     		nop
 1526 0016 BD46     		mov	sp, r7
 1527              	.LCFI74:
 1528              		.cfi_def_cfa_register 13
 1529              		@ sp needed
 1530 0018 80BC     		pop	{r7}
 1531              	.LCFI75:
 1532              		.cfi_restore 7
 1533              		.cfi_def_cfa_offset 0
 1534 001a 7047     		bx	lr
 1535              	.L90:
 1536              		.align	2
 1537              	.L89:
 1538 001c 00000140 		.word	1073807360
 1539              		.cfi_endproc
 1540              	.LFE82:
 1542              		.section	.text.CMSIS_PB0_INPUT_Pull_Down_init,"ax",%progbits
 1543              		.align	1
 1544              		.global	CMSIS_PB0_INPUT_Pull_Down_init
 1545              		.syntax unified
 1546              		.thumb
 1547              		.thumb_func
 1549              	CMSIS_PB0_INPUT_Pull_Down_init:
 1550              	.LFB83:
 908:Core/Src/stm32f103xx_CMSIS.c **** 
 909:Core/Src/stm32f103xx_CMSIS.c **** /**
 910:Core/Src/stm32f103xx_CMSIS.c **** *  Bits 31:16 Reserved
 911:Core/Src/stm32f103xx_CMSIS.c **** */
 912:Core/Src/stm32f103xx_CMSIS.c **** 
 913:Core/Src/stm32f103xx_CMSIS.c **** //     PB0  .  
 914:Core/Src/stm32f103xx_CMSIS.c **** 
 915:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PB0_INPUT_Pull_Down_init(void) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 71


 1551              		.loc 2 915 43
 1552              		.cfi_startproc
 1553              		@ args = 0, pretend = 0, frame = 0
 1554              		@ frame_needed = 1, uses_anonymous_args = 0
 1555              		@ link register save eliminated.
 1556 0000 80B4     		push	{r7}
 1557              	.LCFI76:
 1558              		.cfi_def_cfa_offset 4
 1559              		.cfi_offset 7, -4
 1560 0002 00AF     		add	r7, sp, #0
 1561              	.LCFI77:
 1562              		.cfi_def_cfa_register 7
 916:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); //   B
 1563              		.loc 2 916 2
 1564 0004 0D4B     		ldr	r3, .L92
 1565 0006 9B69     		ldr	r3, [r3, #24]
 1566 0008 0C4A     		ldr	r2, .L92
 1567 000a 43F00803 		orr	r3, r3, #8
 1568 000e 9361     		str	r3, [r2, #24]
 917:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF0, 0b10 << GPIO_CRL_CNF0_Pos); //  PB
 1569              		.loc 2 917 2
 1570 0010 0B4B     		ldr	r3, .L92+4
 1571 0012 1B68     		ldr	r3, [r3]
 1572 0014 23F00C03 		bic	r3, r3, #12
 1573 0018 094A     		ldr	r2, .L92+4
 1574 001a 43F00803 		orr	r3, r3, #8
 1575 001e 1360     		str	r3, [r2]
 918:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE0, 0b00 << GPIO_CRL_MODE0_Pos); //  
 1576              		.loc 2 918 2
 1577 0020 074B     		ldr	r3, .L92+4
 1578 0022 1B68     		ldr	r3, [r3]
 1579 0024 064A     		ldr	r2, .L92+4
 1580 0026 23F00303 		bic	r3, r3, #3
 1581 002a 1360     		str	r3, [r2]
 919:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOB->BSRR = GPIO_BSRR_BR0; //  
 1582              		.loc 2 919 7
 1583 002c 044B     		ldr	r3, .L92+4
 1584              		.loc 2 919 14
 1585 002e 4FF48032 		mov	r2, #65536
 1586 0032 1A61     		str	r2, [r3, #16]
 920:Core/Src/stm32f103xx_CMSIS.c **** }
 1587              		.loc 2 920 1
 1588 0034 00BF     		nop
 1589 0036 BD46     		mov	sp, r7
 1590              	.LCFI78:
 1591              		.cfi_def_cfa_register 13
 1592              		@ sp needed
 1593 0038 80BC     		pop	{r7}
 1594              	.LCFI79:
 1595              		.cfi_restore 7
 1596              		.cfi_def_cfa_offset 0
 1597 003a 7047     		bx	lr
 1598              	.L93:
 1599              		.align	2
 1600              	.L92:
 1601 003c 00100240 		.word	1073876992
 1602 0040 000C0140 		.word	1073810432
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 72


 1603              		.cfi_endproc
 1604              	.LFE83:
 1606              		.section	.text.CMSIS_EXTI_0_init,"ax",%progbits
 1607              		.align	1
 1608              		.global	CMSIS_EXTI_0_init
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1613              	CMSIS_EXTI_0_init:
 1614              	.LFB84:
 921:Core/Src/stm32f103xx_CMSIS.c **** 
 922:Core/Src/stm32f103xx_CMSIS.c **** //      . 10.3 (. 211)
 923:Core/Src/stm32f103xx_CMSIS.c **** 
 924:Core/Src/stm32f103xx_CMSIS.c **** /**
 925:Core/Src/stm32f103xx_CMSIS.c **** *  10.3 EXTI registers
 926:Core/Src/stm32f103xx_CMSIS.c **** *  Refer to Section 2.2 on page 45 for a list of abbreviations used in register descriptions.
 927:Core/Src/stm32f103xx_CMSIS.c **** *  The peripheral registers have to be accessed by words (32-bit).
 928:Core/Src/stm32f103xx_CMSIS.c **** */
 929:Core/Src/stm32f103xx_CMSIS.c **** 
 930:Core/Src/stm32f103xx_CMSIS.c **** //    2  Interrupt mask register (EXTI_IMR)  Event mask registe
 931:Core/Src/stm32f103xx_CMSIS.c **** 
 932:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_EXTI_0_init(void) {
 1615              		.loc 2 932 30
 1616              		.cfi_startproc
 1617              		@ args = 0, pretend = 0, frame = 0
 1618              		@ frame_needed = 1, uses_anonymous_args = 0
 1619 0000 80B5     		push	{r7, lr}
 1620              	.LCFI80:
 1621              		.cfi_def_cfa_offset 8
 1622              		.cfi_offset 7, -8
 1623              		.cfi_offset 14, -4
 1624 0002 00AF     		add	r7, sp, #0
 1625              	.LCFI81:
 1626              		.cfi_def_cfa_register 7
 933:Core/Src/stm32f103xx_CMSIS.c **** 
 934:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 935:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 MRx: Interrupt Mask on line x
 936:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Interrupt request from Line x is masked
 937:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Interrupt request from Line x is not masked
 938:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 939:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 940:Core/Src/stm32f103xx_CMSIS.c **** 
 941:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(EXTI->IMR, EXTI_IMR_MR0); //  EXTI0  
 1627              		.loc 2 941 2
 1628 0004 084B     		ldr	r3, .L95
 1629 0006 1B68     		ldr	r3, [r3]
 1630 0008 074A     		ldr	r2, .L95
 1631 000a 43F00103 		orr	r3, r3, #1
 1632 000e 1360     		str	r3, [r2]
 942:Core/Src/stm32f103xx_CMSIS.c **** 
 943:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 944:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0).
 945:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 946:Core/Src/stm32f103xx_CMSIS.c **** 
 947:Core/Src/stm32f103xx_CMSIS.c **** 	/*     EMR,      */
 948:Core/Src/stm32f103xx_CMSIS.c **** 	//CLEAR_BIT(EXTI->EMR, EXTI_EMR_EM0);//   ,  
 949:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 73


 950:Core/Src/stm32f103xx_CMSIS.c **** 	/*      . . 10.3.3 Rising 
 951:Core/Src/stm32f103xx_CMSIS.c **** 
 952:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 953:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 TRx: Rising trigger event configuration bit of line x
 954:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Rising trigger disabled (for Event and Interrupt) for input line
 955:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Rising trigger enabled (for Event and Interrupt) for input line.
 956:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 957:Core/Src/stm32f103xx_CMSIS.c **** 	*
 958:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: The external wakeup lines are edge triggered, no glitches must be generated on these line
 959:Core/Src/stm32f103xx_CMSIS.c **** 	*  If a rising edge on external interrupt line occurs during writing of EXTI_RTSR register, the
 960:Core/Src/stm32f103xx_CMSIS.c **** 	*  pending bit will not be set.
 961:Core/Src/stm32f103xx_CMSIS.c **** 	*  Rising and Falling edge triggers can be set for the same interrupt line. In this configuration,
 962:Core/Src/stm32f103xx_CMSIS.c **** 	*  both generate a trigger condition.
 963:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 964:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(EXTI->RTSR, EXTI_RTSR_TR0); //   .
 1633              		.loc 2 964 2
 1634 0010 054B     		ldr	r3, .L95
 1635 0012 9B68     		ldr	r3, [r3, #8]
 1636 0014 044A     		ldr	r2, .L95
 1637 0016 43F00103 		orr	r3, r3, #1
 1638 001a 9360     		str	r3, [r2, #8]
 965:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(EXTI->FTSR, EXTI_FTSR_TR0);//   .
 966:Core/Src/stm32f103xx_CMSIS.c **** 
 967:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 968:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0)
 969:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 970:Core/Src/stm32f103xx_CMSIS.c **** 
 971:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 972:Core/Src/stm32f103xx_CMSIS.c **** 	*   10.3.5 Software interrupt event register (EXTI_SWIER)
 973:Core/Src/stm32f103xx_CMSIS.c **** 	*       
 974:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 975:Core/Src/stm32f103xx_CMSIS.c **** 
 976:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 977:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 SWIERx: Software interrupt on line x
 978:Core/Src/stm32f103xx_CMSIS.c **** 	*  If the interrupt is enabled on this line in the EXTI_IMR, writing a '1' to this bit when it is 
 979:Core/Src/stm32f103xx_CMSIS.c **** 	*  '0' sets the corresponding pending bit in EXTI_PR resulting in an interrupt request generation.
 980:Core/Src/stm32f103xx_CMSIS.c **** 	*  This bit is cleared by clearing the corresponding bit of EXTI_PR (by writing a 1 into the bit).
 981:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 used in connectivity line devices and is reserved otherwise
 982:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 983:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(EXTI->SWIER, EXTI_SWIER_SWIER0);//   
 984:Core/Src/stm32f103xx_CMSIS.c **** 
 985:Core/Src/stm32f103xx_CMSIS.c **** 	/*
 986:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0)
 987:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 988:Core/Src/stm32f103xx_CMSIS.c **** 
 989:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 990:Core/Src/stm32f103xx_CMSIS.c **** 	*  . 10.3.6 Pending register (EXTI_PR)
 991:Core/Src/stm32f103xx_CMSIS.c **** 	*      .   Handler.
 992:Core/Src/stm32f103xx_CMSIS.c **** 	*    ,      .
 993:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 994:Core/Src/stm32f103xx_CMSIS.c **** 
 995:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 996:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 PRx: Pending bit
 997:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: No trigger request occurred
 998:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: selected trigger request occurred
 999:Core/Src/stm32f103xx_CMSIS.c **** 	*  This bit is set when the selected edge event arrives on the external interrupt line. This bit i
1000:Core/Src/stm32f103xx_CMSIS.c **** 	*  cleared by writing a 1 into the bit.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 74


1001:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise.
1002:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1003:Core/Src/stm32f103xx_CMSIS.c **** 
1004:Core/Src/stm32f103xx_CMSIS.c **** 	// SET_BIT(EXTI->PR, EXTI_PR_PR0); //   
1005:Core/Src/stm32f103xx_CMSIS.c **** 
1006:Core/Src/stm32f103xx_CMSIS.c **** 	/**
1007:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0)
1008:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1009:Core/Src/stm32f103xx_CMSIS.c **** 
1010:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(EXTI0_IRQn); //    EXTI0
 1639              		.loc 2 1010 2
 1640 001c 0620     		movs	r0, #6
 1641 001e FFF7FEFF 		bl	__NVIC_EnableIRQ
1011:Core/Src/stm32f103xx_CMSIS.c **** }
 1642              		.loc 2 1011 1
 1643 0022 00BF     		nop
 1644 0024 80BD     		pop	{r7, pc}
 1645              	.L96:
 1646 0026 00BF     		.align	2
 1647              	.L95:
 1648 0028 00040140 		.word	1073808384
 1649              		.cfi_endproc
 1650              	.LFE84:
 1652              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 1653              		.align	1
 1654              		.weak	EXTI0_IRQHandler
 1655              		.syntax unified
 1656              		.thumb
 1657              		.thumb_func
 1659              	EXTI0_IRQHandler:
 1660              	.LFB85:
1012:Core/Src/stm32f103xx_CMSIS.c **** 
1013:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void EXTI0_IRQHandler(void) {
 1661              		.loc 2 1013 36
 1662              		.cfi_startproc
 1663              		@ args = 0, pretend = 0, frame = 0
 1664              		@ frame_needed = 1, uses_anonymous_args = 0
 1665              		@ link register save eliminated.
 1666 0000 80B4     		push	{r7}
 1667              	.LCFI82:
 1668              		.cfi_def_cfa_offset 4
 1669              		.cfi_offset 7, -4
 1670 0002 00AF     		add	r7, sp, #0
 1671              	.LCFI83:
 1672              		.cfi_def_cfa_register 7
1014:Core/Src/stm32f103xx_CMSIS.c **** 
1015:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(EXTI->PR, EXTI_PR_PR0); //  
 1673              		.loc 2 1015 2
 1674 0004 044B     		ldr	r3, .L98
 1675 0006 5B69     		ldr	r3, [r3, #20]
 1676 0008 034A     		ldr	r2, .L98
 1677 000a 43F00103 		orr	r3, r3, #1
 1678 000e 5361     		str	r3, [r2, #20]
1016:Core/Src/stm32f103xx_CMSIS.c **** 
1017:Core/Src/stm32f103xx_CMSIS.c **** }
 1679              		.loc 2 1017 1
 1680 0010 00BF     		nop
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 75


 1681 0012 BD46     		mov	sp, r7
 1682              	.LCFI84:
 1683              		.cfi_def_cfa_register 13
 1684              		@ sp needed
 1685 0014 80BC     		pop	{r7}
 1686              	.LCFI85:
 1687              		.cfi_restore 7
 1688              		.cfi_def_cfa_offset 0
 1689 0016 7047     		bx	lr
 1690              	.L99:
 1691              		.align	2
 1692              	.L98:
 1693 0018 00040140 		.word	1073808384
 1694              		.cfi_endproc
 1695              	.LFE85:
 1697              		.section	.text.CMSIS_TIM3_init,"ax",%progbits
 1698              		.align	1
 1699              		.global	CMSIS_TIM3_init
 1700              		.syntax unified
 1701              		.thumb
 1702              		.thumb_func
 1704              	CMSIS_TIM3_init:
 1705              	.LFB86:
1018:Core/Src/stm32f103xx_CMSIS.c **** 
1019:Core/Src/stm32f103xx_CMSIS.c **** /*================================    TIM3 ========================
1020:Core/Src/stm32f103xx_CMSIS.c **** 
1021:Core/Src/stm32f103xx_CMSIS.c **** /**
1022:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
1023:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif General-purpose timers (TIM2 to TIM5)
1024:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 15 General-purpose timers (TIM2 to TIM5) (. 365)
1025:Core/Src/stm32f103xx_CMSIS.c ****  *    ,    
1026:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
1027:Core/Src/stm32f103xx_CMSIS.c ****  */
1028:Core/Src/stm32f103xx_CMSIS.c ****  /**
1029:Core/Src/stm32f103xx_CMSIS.c ****  *   16 . PSC  16 .
1030:Core/Src/stm32f103xx_CMSIS.c ****  *  The time - base unit includes :
1031:Core/Src/stm32f103xx_CMSIS.c ****  *  Counter register(TIMx_CNT) -  
1032:Core/Src/stm32f103xx_CMSIS.c ****  *  Prescaler register(TIMx_PSC) -  
1033:Core/Src/stm32f103xx_CMSIS.c ****  *  Auto - Reload register(TIMx_ARR) -   
1034:Core/Src/stm32f103xx_CMSIS.c ****  *
1035:Core/Src/stm32f103xx_CMSIS.c ****  *      CK_CNT, 
1036:Core/Src/stm32f103xx_CMSIS.c ****  *    CEN,    TIMx_CR1 
1037:Core/Src/stm32f103xx_CMSIS.c ****  *  :     CNT_EN 
1038:Core/Src/stm32f103xx_CMSIS.c ****  *   TIMx->PSC      0 
1039:Core/Src/stm32f103xx_CMSIS.c ****  *     , ..  .
1040:Core/Src/stm32f103xx_CMSIS.c ****  */
1041:Core/Src/stm32f103xx_CMSIS.c ****  /**
1042:Core/Src/stm32f103xx_CMSIS.c ****  *  Counter modes
1043:Core/Src/stm32f103xx_CMSIS.c ****  *  Upcounting mode
1044:Core/Src/stm32f103xx_CMSIS.c ****  *    Up,    0   
1045:Core/Src/stm32f103xx_CMSIS.c ****  *      .
1046:Core/Src/stm32f103xx_CMSIS.c ****  *   Update     
1047:Core/Src/stm32f103xx_CMSIS.c ****  *     UG   TIMx->EGR( 
1048:Core/Src/stm32f103xx_CMSIS.c ****  *
1049:Core/Src/stm32f103xx_CMSIS.c ****  *   UEV   ,  
1050:Core/Src/stm32f103xx_CMSIS.c ****  *        
1051:Core/Src/stm32f103xx_CMSIS.c ****  *   .  Update   
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 76


1052:Core/Src/stm32f103xx_CMSIS.c ****  *       0,   
1053:Core/Src/stm32f103xx_CMSIS.c ****  *   .
1054:Core/Src/stm32f103xx_CMSIS.c ****  *   ,    URS (   
1055:Core/Src/stm32f103xx_CMSIS.c ****  *     UG   update UEV,  
1056:Core/Src/stm32f103xx_CMSIS.c ****  *     interrupt  DMA).   
1057:Core/Src/stm32f103xx_CMSIS.c ****  *  update,        
1058:Core/Src/stm32f103xx_CMSIS.c ****  *
1059:Core/Src/stm32f103xx_CMSIS.c ****  *    Update event,    
1060:Core/Src/stm32f103xx_CMSIS.c ****  *  UIF   TIMx->SR
1061:Core/Src/stm32f103xx_CMSIS.c ****  *    :
1062:Core/Src/stm32f103xx_CMSIS.c ****  *  -  TIMx->PSC   
1063:Core/Src/stm32f103xx_CMSIS.c ****  *  -     
1064:Core/Src/stm32f103xx_CMSIS.c **** 
1065:Core/Src/stm32f103xx_CMSIS.c ****  *  ARPE(auto-reload preload)  TIMx->CR1    TIMx->ARR
1066:Core/Src/stm32f103xx_CMSIS.c ****  *  ..   TIMx->CR1  ARPE  1,    TIMx->ARR
1067:Core/Src/stm32f103xx_CMSIS.c ****  *    TIMx->ARR ,   
1068:Core/Src/stm32f103xx_CMSIS.c ****  */
1069:Core/Src/stm32f103xx_CMSIS.c **** 
1070:Core/Src/stm32f103xx_CMSIS.c ****  /**
1071:Core/Src/stm32f103xx_CMSIS.c ****  *  Center-aligned mode (up/down counting)
1072:Core/Src/stm32f103xx_CMSIS.c ****  *       ,   
1073:Core/Src/stm32f103xx_CMSIS.c ****  *     ,   
1074:Core/Src/stm32f103xx_CMSIS.c ****  *    ,   
1075:Core/Src/stm32f103xx_CMSIS.c ****  *
1076:Core/Src/stm32f103xx_CMSIS.c ****  *  Center-aligned mode ,   CMS   TIMx->CR1  
1077:Core/Src/stm32f103xx_CMSIS.c ****  *  01 -      Down
1078:Core/Src/stm32f103xx_CMSIS.c ****  *  02 -      Up
1079:Core/Src/stm32f103xx_CMSIS.c ****  *  03 -      Down,   Up
1080:Core/Src/stm32f103xx_CMSIS.c ****  *  :   Edge    Center-aligned mode
1081:Core/Src/stm32f103xx_CMSIS.c ****  *         DIR   TI
1082:Core/Src/stm32f103xx_CMSIS.c ****  *        
1083:Core/Src/stm32f103xx_CMSIS.c **** 
1084:Core/Src/stm32f103xx_CMSIS.c ****  */
1085:Core/Src/stm32f103xx_CMSIS.c **** 
1086:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_init(void) {
 1706              		.loc 2 1086 28
 1707              		.cfi_startproc
 1708              		@ args = 0, pretend = 0, frame = 0
 1709              		@ frame_needed = 1, uses_anonymous_args = 0
 1710 0000 80B5     		push	{r7, lr}
 1711              	.LCFI86:
 1712              		.cfi_def_cfa_offset 8
 1713              		.cfi_offset 7, -8
 1714              		.cfi_offset 14, -4
 1715 0002 00AF     		add	r7, sp, #0
 1716              	.LCFI87:
 1717              		.cfi_def_cfa_register 7
1087:Core/Src/stm32f103xx_CMSIS.c **** 	/*   ( 48)*/
1088:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); //   
 1718              		.loc 2 1088 2
 1719 0004 264B     		ldr	r3, .L101
 1720 0006 DB69     		ldr	r3, [r3, #28]
 1721 0008 254A     		ldr	r2, .L101
 1722 000a 43F00203 		orr	r3, r3, #2
 1723 000e D361     		str	r3, [r2, #28]
1089:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 1724              		.loc 2 1089 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 77


 1725 0010 234B     		ldr	r3, .L101
 1726 0012 9B69     		ldr	r3, [r3, #24]
 1727 0014 224A     		ldr	r2, .L101
 1728 0016 43F00103 		orr	r3, r3, #1
 1729 001a 9361     		str	r3, [r2, #24]
1090:Core/Src/stm32f103xx_CMSIS.c **** 
1091:Core/Src/stm32f103xx_CMSIS.c **** 	/*  3 ( 404)*/
1092:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.1 TIMx control register 1 (TIMx_CR1)
1093:Core/Src/stm32f103xx_CMSIS.c **** 
1094:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(TIM3->CR1, TIM_CR1_CEN);  // 
1095:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_UDIS); //  Update
 1730              		.loc 2 1095 2
 1731 001c 214B     		ldr	r3, .L101+4
 1732 001e 1B68     		ldr	r3, [r3]
 1733 0020 204A     		ldr	r2, .L101+4
 1734 0022 23F00203 		bic	r3, r3, #2
 1735 0026 1360     		str	r3, [r2]
1096:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_URS); // 
 1736              		.loc 2 1096 2
 1737 0028 1E4B     		ldr	r3, .L101+4
 1738 002a 1B68     		ldr	r3, [r3]
 1739 002c 1D4A     		ldr	r2, .L101+4
 1740 002e 23F00403 		bic	r3, r3, #4
 1741 0032 1360     		str	r3, [r2]
1097:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_OPM); //One pulse mode off(  
 1742              		.loc 2 1097 2
 1743 0034 1B4B     		ldr	r3, .L101+4
 1744 0036 1B68     		ldr	r3, [r3]
 1745 0038 1A4A     		ldr	r2, .L101+4
 1746 003a 23F00803 		bic	r3, r3, #8
 1747 003e 1360     		str	r3, [r2]
1098:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_DIR); // 
 1748              		.loc 2 1098 2
 1749 0040 184B     		ldr	r3, .L101+4
 1750 0042 1B68     		ldr	r3, [r3]
 1751 0044 174A     		ldr	r2, .L101+4
 1752 0046 23F01003 		bic	r3, r3, #16
 1753 004a 1360     		str	r3, [r2]
1099:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos); //  
 1754              		.loc 2 1099 2
 1755 004c 154B     		ldr	r3, .L101+4
 1756 004e 1B68     		ldr	r3, [r3]
 1757 0050 144A     		ldr	r2, .L101+4
 1758 0052 23F06003 		bic	r3, r3, #96
 1759 0056 1360     		str	r3, [r2]
1100:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CR1, TIM_CR1_ARPE); //Auto-reload preload enable
 1760              		.loc 2 1100 2
 1761 0058 124B     		ldr	r3, .L101+4
 1762 005a 1B68     		ldr	r3, [r3]
 1763 005c 114A     		ldr	r2, .L101+4
 1764 005e 43F08003 		orr	r3, r3, #128
 1765 0062 1360     		str	r3, [r2]
1101:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos); // 
 1766              		.loc 2 1101 2
 1767 0064 0F4B     		ldr	r3, .L101+4
 1768 0066 1B68     		ldr	r3, [r3]
 1769 0068 0E4A     		ldr	r2, .L101+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 78


 1770 006a 23F44073 		bic	r3, r3, #768
 1771 006e 1360     		str	r3, [r2]
1102:Core/Src/stm32f103xx_CMSIS.c **** 
1103:Core/Src/stm32f103xx_CMSIS.c **** 	/*  ( 409)*/
1104:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1105:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->DIER, TIM_DIER_UIE); //Update interrupt enable
 1772              		.loc 2 1105 2
 1773 0070 0C4B     		ldr	r3, .L101+4
 1774 0072 DB68     		ldr	r3, [r3, #12]
 1775 0074 0B4A     		ldr	r2, .L101+4
 1776 0076 43F00103 		orr	r3, r3, #1
 1777 007a D360     		str	r3, [r2, #12]
1106:Core/Src/stm32f103xx_CMSIS.c **** 
1107:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.5 TIMx status register (TIMx_SR) -  
1108:Core/Src/stm32f103xx_CMSIS.c **** 
1109:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->PSC = 7200 - 1;
 1778              		.loc 2 1109 6
 1779 007c 094B     		ldr	r3, .L101+4
 1780              		.loc 2 1109 12
 1781 007e 41F61F42 		movw	r2, #7199
 1782 0082 9A62     		str	r2, [r3, #40]
1110:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->ARR = 10 - 1;
 1783              		.loc 2 1110 6
 1784 0084 074B     		ldr	r3, .L101+4
 1785              		.loc 2 1110 12
 1786 0086 0922     		movs	r2, #9
 1787 0088 DA62     		str	r2, [r3, #44]
1111:Core/Src/stm32f103xx_CMSIS.c **** 
1112:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(TIM3_IRQn); //    3
 1788              		.loc 2 1112 2
 1789 008a 1D20     		movs	r0, #29
 1790 008c FFF7FEFF 		bl	__NVIC_EnableIRQ
1113:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CR1, TIM_CR1_CEN); // 
 1791              		.loc 2 1113 2
 1792 0090 044B     		ldr	r3, .L101+4
 1793 0092 1B68     		ldr	r3, [r3]
 1794 0094 034A     		ldr	r2, .L101+4
 1795 0096 43F00103 		orr	r3, r3, #1
 1796 009a 1360     		str	r3, [r2]
1114:Core/Src/stm32f103xx_CMSIS.c **** }
 1797              		.loc 2 1114 1
 1798 009c 00BF     		nop
 1799 009e 80BD     		pop	{r7, pc}
 1800              	.L102:
 1801              		.align	2
 1802              	.L101:
 1803 00a0 00100240 		.word	1073876992
 1804 00a4 00040040 		.word	1073742848
 1805              		.cfi_endproc
 1806              	.LFE86:
 1808              		.section	.text.CMSIS_TIM3_PWM_CHANNEL1_init,"ax",%progbits
 1809              		.align	1
 1810              		.global	CMSIS_TIM3_PWM_CHANNEL1_init
 1811              		.syntax unified
 1812              		.thumb
 1813              		.thumb_func
 1815              	CMSIS_TIM3_PWM_CHANNEL1_init:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 79


 1816              	.LFB87:
1115:Core/Src/stm32f103xx_CMSIS.c **** 
1116:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL1_init(void) {
 1817              		.loc 2 1116 41
 1818              		.cfi_startproc
 1819              		@ args = 0, pretend = 0, frame = 0
 1820              		@ frame_needed = 1, uses_anonymous_args = 0
 1821              		@ link register save eliminated.
 1822 0000 80B4     		push	{r7}
 1823              	.LCFI88:
 1824              		.cfi_def_cfa_offset 4
 1825              		.cfi_offset 7, -4
 1826 0002 00AF     		add	r7, sp, #0
 1827              	.LCFI89:
 1828              		.cfi_def_cfa_register 7
1117:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA6  */
1118:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 1829              		.loc 2 1118 2
 1830 0004 234B     		ldr	r3, .L104
 1831 0006 9B69     		ldr	r3, [r3, #24]
 1832 0008 224A     		ldr	r2, .L104
 1833 000a 43F00403 		orr	r3, r3, #4
 1834 000e 9361     		str	r3, [r2, #24]
1119:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6_Msk, 0b10 << GPIO_CRL_CNF6_Pos);
 1835              		.loc 2 1119 2
 1836 0010 214B     		ldr	r3, .L104+4
 1837 0012 1B68     		ldr	r3, [r3]
 1838 0014 23F04063 		bic	r3, r3, #201326592
 1839 0018 1F4A     		ldr	r2, .L104+4
 1840 001a 43F00063 		orr	r3, r3, #134217728
 1841 001e 1360     		str	r3, [r2]
1120:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos);
 1842              		.loc 2 1120 2
 1843 0020 1D4B     		ldr	r3, .L104+4
 1844 0022 1B68     		ldr	r3, [r3]
 1845 0024 1C4A     		ldr	r2, .L104+4
 1846 0026 43F04073 		orr	r3, r3, #50331648
 1847 002a 1360     		str	r3, [r2]
1121:Core/Src/stm32f103xx_CMSIS.c **** 
1122:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 1)*/
1123:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos); //CC1 channel is configur
 1848              		.loc 2 1123 2
 1849 002c 1B4B     		ldr	r3, .L104+8
 1850 002e 9B69     		ldr	r3, [r3, #24]
 1851 0030 1A4A     		ldr	r2, .L104+8
 1852 0032 23F00303 		bic	r3, r3, #3
 1853 0036 9361     		str	r3, [r2, #24]
1124:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1FE); //Fast mode disable
 1854              		.loc 2 1124 2
 1855 0038 184B     		ldr	r3, .L104+8
 1856 003a 9B69     		ldr	r3, [r3, #24]
 1857 003c 174A     		ldr	r2, .L104+8
 1858 003e 23F00403 		bic	r3, r3, #4
 1859 0042 9361     		str	r3, [r2, #24]
1125:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC1PE); //Preload enable
 1860              		.loc 2 1125 2
 1861 0044 154B     		ldr	r3, .L104+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 80


 1862 0046 9B69     		ldr	r3, [r3, #24]
 1863 0048 144A     		ldr	r2, .L104+8
 1864 004a 43F00803 		orr	r3, r3, #8
 1865 004e 9361     		str	r3, [r2, #24]
1126:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos); //PWM MODE 1
 1866              		.loc 2 1126 2
 1867 0050 124B     		ldr	r3, .L104+8
 1868 0052 9B69     		ldr	r3, [r3, #24]
 1869 0054 23F07003 		bic	r3, r3, #112
 1870 0058 104A     		ldr	r2, .L104+8
 1871 005a 43F06003 		orr	r3, r3, #96
 1872 005e 9361     		str	r3, [r2, #24]
1127:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1CE); //OC1Ref is not affected by the ETRF input
 1873              		.loc 2 1127 2
 1874 0060 0E4B     		ldr	r3, .L104+8
 1875 0062 9B69     		ldr	r3, [r3, #24]
 1876 0064 0D4A     		ldr	r2, .L104+8
 1877 0066 23F08003 		bic	r3, r3, #128
 1878 006a 9361     		str	r3, [r2, #24]
1128:Core/Src/stm32f103xx_CMSIS.c **** 
1129:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1130:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1131:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCER, TIM_CCER_CC1E); //On - OC1 signal is output on the corresponding output pin. 
 1879              		.loc 2 1131 2
 1880 006c 0B4B     		ldr	r3, .L104+8
 1881 006e 1B6A     		ldr	r3, [r3, #32]
 1882 0070 0A4A     		ldr	r2, .L104+8
 1883 0072 43F00103 		orr	r3, r3, #1
 1884 0076 1362     		str	r3, [r2, #32]
1132:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCER, TIM_CCER_CC1P); //OC1 active high.
 1885              		.loc 2 1132 2
 1886 0078 084B     		ldr	r3, .L104+8
 1887 007a 1B6A     		ldr	r3, [r3, #32]
 1888 007c 074A     		ldr	r2, .L104+8
 1889 007e 43F00203 		orr	r3, r3, #2
 1890 0082 1362     		str	r3, [r2, #32]
1133:Core/Src/stm32f103xx_CMSIS.c **** 
1134:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->CCR1 = 5;
 1891              		.loc 2 1134 6
 1892 0084 054B     		ldr	r3, .L104+8
 1893              		.loc 2 1134 13
 1894 0086 0522     		movs	r2, #5
 1895 0088 5A63     		str	r2, [r3, #52]
1135:Core/Src/stm32f103xx_CMSIS.c **** }
 1896              		.loc 2 1135 1
 1897 008a 00BF     		nop
 1898 008c BD46     		mov	sp, r7
 1899              	.LCFI90:
 1900              		.cfi_def_cfa_register 13
 1901              		@ sp needed
 1902 008e 80BC     		pop	{r7}
 1903              	.LCFI91:
 1904              		.cfi_restore 7
 1905              		.cfi_def_cfa_offset 0
 1906 0090 7047     		bx	lr
 1907              	.L105:
 1908 0092 00BF     		.align	2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 81


 1909              	.L104:
 1910 0094 00100240 		.word	1073876992
 1911 0098 00080140 		.word	1073809408
 1912 009c 00040040 		.word	1073742848
 1913              		.cfi_endproc
 1914              	.LFE87:
 1916              		.section	.text.CMSIS_TIM3_PWM_CHANNEL2_init,"ax",%progbits
 1917              		.align	1
 1918              		.global	CMSIS_TIM3_PWM_CHANNEL2_init
 1919              		.syntax unified
 1920              		.thumb
 1921              		.thumb_func
 1923              	CMSIS_TIM3_PWM_CHANNEL2_init:
 1924              	.LFB88:
1136:Core/Src/stm32f103xx_CMSIS.c **** 
1137:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL2_init(void) {
 1925              		.loc 2 1137 41
 1926              		.cfi_startproc
 1927              		@ args = 0, pretend = 0, frame = 0
 1928              		@ frame_needed = 1, uses_anonymous_args = 0
 1929              		@ link register save eliminated.
 1930 0000 80B4     		push	{r7}
 1931              	.LCFI92:
 1932              		.cfi_def_cfa_offset 4
 1933              		.cfi_offset 7, -4
 1934 0002 00AF     		add	r7, sp, #0
 1935              	.LCFI93:
 1936              		.cfi_def_cfa_register 7
1138:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA7  */
1139:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 1937              		.loc 2 1139 2
 1938 0004 234B     		ldr	r3, .L107
 1939 0006 9B69     		ldr	r3, [r3, #24]
 1940 0008 224A     		ldr	r2, .L107
 1941 000a 43F00403 		orr	r3, r3, #4
 1942 000e 9361     		str	r3, [r2, #24]
1140:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7_Msk, 0b10 << GPIO_CRL_CNF7_Pos);
 1943              		.loc 2 1140 2
 1944 0010 214B     		ldr	r3, .L107+4
 1945 0012 1B68     		ldr	r3, [r3]
 1946 0014 23F04043 		bic	r3, r3, #-1073741824
 1947 0018 1F4A     		ldr	r2, .L107+4
 1948 001a 43F00043 		orr	r3, r3, #-2147483648
 1949 001e 1360     		str	r3, [r2]
1141:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos);
 1950              		.loc 2 1141 2
 1951 0020 1D4B     		ldr	r3, .L107+4
 1952 0022 1B68     		ldr	r3, [r3]
 1953 0024 1C4A     		ldr	r2, .L107+4
 1954 0026 43F04053 		orr	r3, r3, #805306368
 1955 002a 1360     		str	r3, [r2]
1142:Core/Src/stm32f103xx_CMSIS.c **** 
1143:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 2)*/
1144:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos); //CC1 channel is configur
 1956              		.loc 2 1144 2
 1957 002c 1B4B     		ldr	r3, .L107+8
 1958 002e 9B69     		ldr	r3, [r3, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 82


 1959 0030 1A4A     		ldr	r2, .L107+8
 1960 0032 23F44073 		bic	r3, r3, #768
 1961 0036 9361     		str	r3, [r2, #24]
1145:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2FE); //Fast mode disable
 1962              		.loc 2 1145 2
 1963 0038 184B     		ldr	r3, .L107+8
 1964 003a 9B69     		ldr	r3, [r3, #24]
 1965 003c 174A     		ldr	r2, .L107+8
 1966 003e 23F48063 		bic	r3, r3, #1024
 1967 0042 9361     		str	r3, [r2, #24]
1146:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC2PE); //Preload enable
 1968              		.loc 2 1146 2
 1969 0044 154B     		ldr	r3, .L107+8
 1970 0046 9B69     		ldr	r3, [r3, #24]
 1971 0048 144A     		ldr	r2, .L107+8
 1972 004a 43F40063 		orr	r3, r3, #2048
 1973 004e 9361     		str	r3, [r2, #24]
1147:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos); //PWM MODE 1
 1974              		.loc 2 1147 2
 1975 0050 124B     		ldr	r3, .L107+8
 1976 0052 9B69     		ldr	r3, [r3, #24]
 1977 0054 23F4E043 		bic	r3, r3, #28672
 1978 0058 104A     		ldr	r2, .L107+8
 1979 005a 43F4C043 		orr	r3, r3, #24576
 1980 005e 9361     		str	r3, [r2, #24]
1148:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2CE); //OC1Ref is not affected by the ETRF input
 1981              		.loc 2 1148 2
 1982 0060 0E4B     		ldr	r3, .L107+8
 1983 0062 9B69     		ldr	r3, [r3, #24]
 1984 0064 0D4A     		ldr	r2, .L107+8
 1985 0066 23F40043 		bic	r3, r3, #32768
 1986 006a 9361     		str	r3, [r2, #24]
1149:Core/Src/stm32f103xx_CMSIS.c **** 
1150:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1151:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1152:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCER, TIM_CCER_CC2E); //On - OC1 signal is output on the corresponding output pin. 
 1987              		.loc 2 1152 2
 1988 006c 0B4B     		ldr	r3, .L107+8
 1989 006e 1B6A     		ldr	r3, [r3, #32]
 1990 0070 0A4A     		ldr	r2, .L107+8
 1991 0072 43F01003 		orr	r3, r3, #16
 1992 0076 1362     		str	r3, [r2, #32]
1153:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCER, TIM_CCER_CC2P); //OC1 active high.
 1993              		.loc 2 1153 2
 1994 0078 084B     		ldr	r3, .L107+8
 1995 007a 1B6A     		ldr	r3, [r3, #32]
 1996 007c 074A     		ldr	r2, .L107+8
 1997 007e 23F02003 		bic	r3, r3, #32
 1998 0082 1362     		str	r3, [r2, #32]
1154:Core/Src/stm32f103xx_CMSIS.c **** 
1155:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->CCR2 = 5;
 1999              		.loc 2 1155 6
 2000 0084 054B     		ldr	r3, .L107+8
 2001              		.loc 2 1155 13
 2002 0086 0522     		movs	r2, #5
 2003 0088 9A63     		str	r2, [r3, #56]
1156:Core/Src/stm32f103xx_CMSIS.c **** }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 83


 2004              		.loc 2 1156 1
 2005 008a 00BF     		nop
 2006 008c BD46     		mov	sp, r7
 2007              	.LCFI94:
 2008              		.cfi_def_cfa_register 13
 2009              		@ sp needed
 2010 008e 80BC     		pop	{r7}
 2011              	.LCFI95:
 2012              		.cfi_restore 7
 2013              		.cfi_def_cfa_offset 0
 2014 0090 7047     		bx	lr
 2015              	.L108:
 2016 0092 00BF     		.align	2
 2017              	.L107:
 2018 0094 00100240 		.word	1073876992
 2019 0098 00080140 		.word	1073809408
 2020 009c 00040040 		.word	1073742848
 2021              		.cfi_endproc
 2022              	.LFE88:
 2024              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 2025              		.align	1
 2026              		.weak	TIM3_IRQHandler
 2027              		.syntax unified
 2028              		.thumb
 2029              		.thumb_func
 2031              	TIM3_IRQHandler:
 2032              	.LFB89:
1157:Core/Src/stm32f103xx_CMSIS.c **** 
1158:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM3_IRQHandler(void) {
 2033              		.loc 2 1158 35
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 0
 2036              		@ frame_needed = 1, uses_anonymous_args = 0
 2037              		@ link register save eliminated.
 2038 0000 80B4     		push	{r7}
 2039              	.LCFI96:
 2040              		.cfi_def_cfa_offset 4
 2041              		.cfi_offset 7, -4
 2042 0002 00AF     		add	r7, sp, #0
 2043              	.LCFI97:
 2044              		.cfi_def_cfa_register 7
1159:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(TIM3->SR, TIM_SR_UIF)) {
 2045              		.loc 2 1159 6
 2046 0004 074B     		ldr	r3, .L112
 2047 0006 1B69     		ldr	r3, [r3, #16]
 2048 0008 03F00103 		and	r3, r3, #1
 2049              		.loc 2 1159 5
 2050 000c 002B     		cmp	r3, #0
 2051 000e 05D0     		beq	.L111
1160:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(TIM3->SR, TIM_SR_UIF); //  
 2052              		.loc 2 1160 3
 2053 0010 044B     		ldr	r3, .L112
 2054 0012 1B69     		ldr	r3, [r3, #16]
 2055 0014 034A     		ldr	r2, .L112
 2056 0016 23F00103 		bic	r3, r3, #1
 2057 001a 1361     		str	r3, [r2, #16]
 2058              	.L111:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 84


1161:Core/Src/stm32f103xx_CMSIS.c **** 	}
1162:Core/Src/stm32f103xx_CMSIS.c **** }
 2059              		.loc 2 1162 1
 2060 001c 00BF     		nop
 2061 001e BD46     		mov	sp, r7
 2062              	.LCFI98:
 2063              		.cfi_def_cfa_register 13
 2064              		@ sp needed
 2065 0020 80BC     		pop	{r7}
 2066              	.LCFI99:
 2067              		.cfi_restore 7
 2068              		.cfi_def_cfa_offset 0
 2069 0022 7047     		bx	lr
 2070              	.L113:
 2071              		.align	2
 2072              	.L112:
 2073 0024 00040040 		.word	1073742848
 2074              		.cfi_endproc
 2075              	.LFE89:
 2077              		.section	.text.CMSIS_TIM1_init,"ax",%progbits
 2078              		.align	1
 2079              		.global	CMSIS_TIM1_init
 2080              		.syntax unified
 2081              		.thumb
 2082              		.thumb_func
 2084              	CMSIS_TIM1_init:
 2085              	.LFB90:
1163:Core/Src/stm32f103xx_CMSIS.c **** 
1164:Core/Src/stm32f103xx_CMSIS.c **** 
1165:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_init(void) {
 2086              		.loc 2 1165 28
 2087              		.cfi_startproc
 2088              		@ args = 0, pretend = 0, frame = 0
 2089              		@ frame_needed = 1, uses_anonymous_args = 0
 2090              		@ link register save eliminated.
 2091 0000 80B4     		push	{r7}
 2092              	.LCFI100:
 2093              		.cfi_def_cfa_offset 4
 2094              		.cfi_offset 7, -4
 2095 0002 00AF     		add	r7, sp, #0
 2096              	.LCFI101:
 2097              		.cfi_def_cfa_register 7
1166:Core/Src/stm32f103xx_CMSIS.c **** 	/*   ( 48)*/
1167:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); //   
 2098              		.loc 2 1167 2
 2099 0004 2C4B     		ldr	r3, .L115
 2100 0006 9B69     		ldr	r3, [r3, #24]
 2101 0008 2B4A     		ldr	r2, .L115
 2102 000a 43F40063 		orr	r3, r3, #2048
 2103 000e 9361     		str	r3, [r2, #24]
1168:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 2104              		.loc 2 1168 2
 2105 0010 294B     		ldr	r3, .L115
 2106 0012 9B69     		ldr	r3, [r3, #24]
 2107 0014 284A     		ldr	r2, .L115
 2108 0016 43F00103 		orr	r3, r3, #1
 2109 001a 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 85


1169:Core/Src/stm32f103xx_CMSIS.c **** 
1170:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.1 TIMx control register 1 (TIMx_CR1)
1171:Core/Src/stm32f103xx_CMSIS.c **** 
1172:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(TIM1->CR1, TIM_CR1_CEN);  // 
1173:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_UDIS); //  Update
 2110              		.loc 2 1173 2
 2111 001c 274B     		ldr	r3, .L115+4
 2112 001e 1B68     		ldr	r3, [r3]
 2113 0020 264A     		ldr	r2, .L115+4
 2114 0022 23F00203 		bic	r3, r3, #2
 2115 0026 1360     		str	r3, [r2]
1174:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_URS); // 
 2116              		.loc 2 1174 2
 2117 0028 244B     		ldr	r3, .L115+4
 2118 002a 1B68     		ldr	r3, [r3]
 2119 002c 234A     		ldr	r2, .L115+4
 2120 002e 23F00403 		bic	r3, r3, #4
 2121 0032 1360     		str	r3, [r2]
1175:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_OPM); //One pulse mode off(  
 2122              		.loc 2 1175 2
 2123 0034 214B     		ldr	r3, .L115+4
 2124 0036 1B68     		ldr	r3, [r3]
 2125 0038 204A     		ldr	r2, .L115+4
 2126 003a 23F00803 		bic	r3, r3, #8
 2127 003e 1360     		str	r3, [r2]
1176:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_DIR); // 
 2128              		.loc 2 1176 2
 2129 0040 1E4B     		ldr	r3, .L115+4
 2130 0042 1B68     		ldr	r3, [r3]
 2131 0044 1D4A     		ldr	r2, .L115+4
 2132 0046 23F01003 		bic	r3, r3, #16
 2133 004a 1360     		str	r3, [r2]
1177:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos); //  
 2134              		.loc 2 1177 2
 2135 004c 1B4B     		ldr	r3, .L115+4
 2136 004e 1B68     		ldr	r3, [r3]
 2137 0050 1A4A     		ldr	r2, .L115+4
 2138 0052 23F06003 		bic	r3, r3, #96
 2139 0056 1360     		str	r3, [r2]
1178:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CR1, TIM_CR1_ARPE); //Auto-reload preload enable
 2140              		.loc 2 1178 2
 2141 0058 184B     		ldr	r3, .L115+4
 2142 005a 1B68     		ldr	r3, [r3]
 2143 005c 174A     		ldr	r2, .L115+4
 2144 005e 43F08003 		orr	r3, r3, #128
 2145 0062 1360     		str	r3, [r2]
1179:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos); // 
 2146              		.loc 2 1179 2
 2147 0064 154B     		ldr	r3, .L115+4
 2148 0066 1B68     		ldr	r3, [r3]
 2149 0068 144A     		ldr	r2, .L115+4
 2150 006a 23F44073 		bic	r3, r3, #768
 2151 006e 1360     		str	r3, [r2]
1180:Core/Src/stm32f103xx_CMSIS.c **** 
1181:Core/Src/stm32f103xx_CMSIS.c **** 	/*  ( 409)*/
1182:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1183:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->DIER, TIM_DIER_UIE); //Update interrupt enable
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 86


 2152              		.loc 2 1183 2
 2153 0070 124B     		ldr	r3, .L115+4
 2154 0072 DB68     		ldr	r3, [r3, #12]
 2155 0074 114A     		ldr	r2, .L115+4
 2156 0076 43F00103 		orr	r3, r3, #1
 2157 007a D360     		str	r3, [r2, #12]
1184:Core/Src/stm32f103xx_CMSIS.c **** 
1185:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.5 TIMx status register (TIMx_SR) -  
1186:Core/Src/stm32f103xx_CMSIS.c **** 
1187:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->PSC = 72 - 1;
 2158              		.loc 2 1187 6
 2159 007c 0F4B     		ldr	r3, .L115+4
 2160              		.loc 2 1187 12
 2161 007e 4722     		movs	r2, #71
 2162 0080 9A62     		str	r2, [r3, #40]
1188:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->ARR = 1000 - 1;
 2163              		.loc 2 1188 6
 2164 0082 0E4B     		ldr	r3, .L115+4
 2165              		.loc 2 1188 12
 2166 0084 40F2E732 		movw	r2, #999
 2167 0088 DA62     		str	r2, [r3, #44]
1189:Core/Src/stm32f103xx_CMSIS.c **** 
1190:Core/Src/stm32f103xx_CMSIS.c **** 	/*  */
1191:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->BDTR, TIM_BDTR_LOCK_Msk, 0b00 << TIM_BDTR_LOCK_Pos);
 2168              		.loc 2 1191 2
 2169 008a 0C4B     		ldr	r3, .L115+4
 2170 008c 5B6C     		ldr	r3, [r3, #68]
 2171 008e 0B4A     		ldr	r2, .L115+4
 2172 0090 23F44073 		bic	r3, r3, #768
 2173 0094 5364     		str	r3, [r2, #68]
1192:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->BDTR, TIM_BDTR_AOE);
 2174              		.loc 2 1192 2
 2175 0096 094B     		ldr	r3, .L115+4
 2176 0098 5B6C     		ldr	r3, [r3, #68]
 2177 009a 084A     		ldr	r2, .L115+4
 2178 009c 43F48043 		orr	r3, r3, #16384
 2179 00a0 5364     		str	r3, [r2, #68]
1193:Core/Src/stm32f103xx_CMSIS.c **** 
1194:Core/Src/stm32f103xx_CMSIS.c **** 	//NVIC_EnableIRQ(TIM1_UP_IRQn); //    3
1195:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CR1, TIM_CR1_CEN); // 
 2180              		.loc 2 1195 2
 2181 00a2 064B     		ldr	r3, .L115+4
 2182 00a4 1B68     		ldr	r3, [r3]
 2183 00a6 054A     		ldr	r2, .L115+4
 2184 00a8 43F00103 		orr	r3, r3, #1
 2185 00ac 1360     		str	r3, [r2]
1196:Core/Src/stm32f103xx_CMSIS.c **** 
1197:Core/Src/stm32f103xx_CMSIS.c **** 
1198:Core/Src/stm32f103xx_CMSIS.c **** }
 2186              		.loc 2 1198 1
 2187 00ae 00BF     		nop
 2188 00b0 BD46     		mov	sp, r7
 2189              	.LCFI102:
 2190              		.cfi_def_cfa_register 13
 2191              		@ sp needed
 2192 00b2 80BC     		pop	{r7}
 2193              	.LCFI103:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 87


 2194              		.cfi_restore 7
 2195              		.cfi_def_cfa_offset 0
 2196 00b4 7047     		bx	lr
 2197              	.L116:
 2198 00b6 00BF     		.align	2
 2199              	.L115:
 2200 00b8 00100240 		.word	1073876992
 2201 00bc 002C0140 		.word	1073818624
 2202              		.cfi_endproc
 2203              	.LFE90:
 2205              		.section	.text.CMSIS_TIM1_PWM_CHANNEL1_init,"ax",%progbits
 2206              		.align	1
 2207              		.global	CMSIS_TIM1_PWM_CHANNEL1_init
 2208              		.syntax unified
 2209              		.thumb
 2210              		.thumb_func
 2212              	CMSIS_TIM1_PWM_CHANNEL1_init:
 2213              	.LFB91:
1199:Core/Src/stm32f103xx_CMSIS.c **** 
1200:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL1_init(void) {
 2214              		.loc 2 1200 41
 2215              		.cfi_startproc
 2216              		@ args = 0, pretend = 0, frame = 0
 2217              		@ frame_needed = 1, uses_anonymous_args = 0
 2218              		@ link register save eliminated.
 2219 0000 80B4     		push	{r7}
 2220              	.LCFI104:
 2221              		.cfi_def_cfa_offset 4
 2222              		.cfi_offset 7, -4
 2223 0002 00AF     		add	r7, sp, #0
 2224              	.LCFI105:
 2225              		.cfi_def_cfa_register 7
1201:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA8  */
1202:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 2226              		.loc 2 1202 2
 2227 0004 234B     		ldr	r3, .L118
 2228 0006 9B69     		ldr	r3, [r3, #24]
 2229 0008 224A     		ldr	r2, .L118
 2230 000a 43F00403 		orr	r3, r3, #4
 2231 000e 9361     		str	r3, [r2, #24]
1203:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8_Msk, 0b10 << GPIO_CRH_CNF8_Pos);
 2232              		.loc 2 1203 2
 2233 0010 214B     		ldr	r3, .L118+4
 2234 0012 5B68     		ldr	r3, [r3, #4]
 2235 0014 23F00C03 		bic	r3, r3, #12
 2236 0018 1F4A     		ldr	r2, .L118+4
 2237 001a 43F00803 		orr	r3, r3, #8
 2238 001e 5360     		str	r3, [r2, #4]
1204:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8_Msk, 0b11 << GPIO_CRH_MODE8_Pos);
 2239              		.loc 2 1204 2
 2240 0020 1D4B     		ldr	r3, .L118+4
 2241 0022 5B68     		ldr	r3, [r3, #4]
 2242 0024 1C4A     		ldr	r2, .L118+4
 2243 0026 43F00303 		orr	r3, r3, #3
 2244 002a 5360     		str	r3, [r2, #4]
1205:Core/Src/stm32f103xx_CMSIS.c **** 
1206:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 1)*/
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 88


1207:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos); //CC1 channel is configur
 2245              		.loc 2 1207 2
 2246 002c 1B4B     		ldr	r3, .L118+8
 2247 002e 9B69     		ldr	r3, [r3, #24]
 2248 0030 1A4A     		ldr	r2, .L118+8
 2249 0032 23F00303 		bic	r3, r3, #3
 2250 0036 9361     		str	r3, [r2, #24]
1208:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1FE); //Fast mode disable
 2251              		.loc 2 1208 2
 2252 0038 184B     		ldr	r3, .L118+8
 2253 003a 9B69     		ldr	r3, [r3, #24]
 2254 003c 174A     		ldr	r2, .L118+8
 2255 003e 23F00403 		bic	r3, r3, #4
 2256 0042 9361     		str	r3, [r2, #24]
1209:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC1PE); //Preload enable
 2257              		.loc 2 1209 2
 2258 0044 154B     		ldr	r3, .L118+8
 2259 0046 9B69     		ldr	r3, [r3, #24]
 2260 0048 144A     		ldr	r2, .L118+8
 2261 004a 43F00803 		orr	r3, r3, #8
 2262 004e 9361     		str	r3, [r2, #24]
1210:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos); //PWM MODE 1
 2263              		.loc 2 1210 2
 2264 0050 124B     		ldr	r3, .L118+8
 2265 0052 9B69     		ldr	r3, [r3, #24]
 2266 0054 23F07003 		bic	r3, r3, #112
 2267 0058 104A     		ldr	r2, .L118+8
 2268 005a 43F06003 		orr	r3, r3, #96
 2269 005e 9361     		str	r3, [r2, #24]
1211:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1CE); //OC1Ref is not affected by the ETRF input
 2270              		.loc 2 1211 2
 2271 0060 0E4B     		ldr	r3, .L118+8
 2272 0062 9B69     		ldr	r3, [r3, #24]
 2273 0064 0D4A     		ldr	r2, .L118+8
 2274 0066 23F08003 		bic	r3, r3, #128
 2275 006a 9361     		str	r3, [r2, #24]
1212:Core/Src/stm32f103xx_CMSIS.c **** 
1213:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1214:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1215:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCER, TIM_CCER_CC1E); //On - OC1 signal is output on the corresponding output pin.
 2276              		.loc 2 1215 2
 2277 006c 0B4B     		ldr	r3, .L118+8
 2278 006e 1B6A     		ldr	r3, [r3, #32]
 2279 0070 0A4A     		ldr	r2, .L118+8
 2280 0072 43F00103 		orr	r3, r3, #1
 2281 0076 1362     		str	r3, [r2, #32]
1216:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCER, TIM_CCER_CC1P); //OC1 active high.
 2282              		.loc 2 1216 2
 2283 0078 084B     		ldr	r3, .L118+8
 2284 007a 1B6A     		ldr	r3, [r3, #32]
 2285 007c 074A     		ldr	r2, .L118+8
 2286 007e 23F00203 		bic	r3, r3, #2
 2287 0082 1362     		str	r3, [r2, #32]
1217:Core/Src/stm32f103xx_CMSIS.c **** 
1218:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->CCR1 = 150;
 2288              		.loc 2 1218 6
 2289 0084 054B     		ldr	r3, .L118+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 89


 2290              		.loc 2 1218 13
 2291 0086 9622     		movs	r2, #150
 2292 0088 5A63     		str	r2, [r3, #52]
1219:Core/Src/stm32f103xx_CMSIS.c **** }
 2293              		.loc 2 1219 1
 2294 008a 00BF     		nop
 2295 008c BD46     		mov	sp, r7
 2296              	.LCFI106:
 2297              		.cfi_def_cfa_register 13
 2298              		@ sp needed
 2299 008e 80BC     		pop	{r7}
 2300              	.LCFI107:
 2301              		.cfi_restore 7
 2302              		.cfi_def_cfa_offset 0
 2303 0090 7047     		bx	lr
 2304              	.L119:
 2305 0092 00BF     		.align	2
 2306              	.L118:
 2307 0094 00100240 		.word	1073876992
 2308 0098 00080140 		.word	1073809408
 2309 009c 002C0140 		.word	1073818624
 2310              		.cfi_endproc
 2311              	.LFE91:
 2313              		.section	.text.CMSIS_TIM1_PWM_CHANNEL2_init,"ax",%progbits
 2314              		.align	1
 2315              		.global	CMSIS_TIM1_PWM_CHANNEL2_init
 2316              		.syntax unified
 2317              		.thumb
 2318              		.thumb_func
 2320              	CMSIS_TIM1_PWM_CHANNEL2_init:
 2321              	.LFB92:
1220:Core/Src/stm32f103xx_CMSIS.c **** 
1221:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL2_init(void) {
 2322              		.loc 2 1221 41
 2323              		.cfi_startproc
 2324              		@ args = 0, pretend = 0, frame = 0
 2325              		@ frame_needed = 1, uses_anonymous_args = 0
 2326              		@ link register save eliminated.
 2327 0000 80B4     		push	{r7}
 2328              	.LCFI108:
 2329              		.cfi_def_cfa_offset 4
 2330              		.cfi_offset 7, -4
 2331 0002 00AF     		add	r7, sp, #0
 2332              	.LCFI109:
 2333              		.cfi_def_cfa_register 7
1222:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA9  */
1223:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 2334              		.loc 2 1223 2
 2335 0004 234B     		ldr	r3, .L121
 2336 0006 9B69     		ldr	r3, [r3, #24]
 2337 0008 224A     		ldr	r2, .L121
 2338 000a 43F00403 		orr	r3, r3, #4
 2339 000e 9361     		str	r3, [r2, #24]
1224:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 2340              		.loc 2 1224 2
 2341 0010 214B     		ldr	r3, .L121+4
 2342 0012 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 90


 2343 0014 23F0C003 		bic	r3, r3, #192
 2344 0018 1F4A     		ldr	r2, .L121+4
 2345 001a 43F08003 		orr	r3, r3, #128
 2346 001e 5360     		str	r3, [r2, #4]
1225:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 2347              		.loc 2 1225 2
 2348 0020 1D4B     		ldr	r3, .L121+4
 2349 0022 5B68     		ldr	r3, [r3, #4]
 2350 0024 1C4A     		ldr	r2, .L121+4
 2351 0026 43F03003 		orr	r3, r3, #48
 2352 002a 5360     		str	r3, [r2, #4]
1226:Core/Src/stm32f103xx_CMSIS.c **** 
1227:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 2)*/
1228:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos); //CC1 channel is configur
 2353              		.loc 2 1228 2
 2354 002c 1B4B     		ldr	r3, .L121+8
 2355 002e 9B69     		ldr	r3, [r3, #24]
 2356 0030 1A4A     		ldr	r2, .L121+8
 2357 0032 23F44073 		bic	r3, r3, #768
 2358 0036 9361     		str	r3, [r2, #24]
1229:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2FE); //Fast mode disable
 2359              		.loc 2 1229 2
 2360 0038 184B     		ldr	r3, .L121+8
 2361 003a 9B69     		ldr	r3, [r3, #24]
 2362 003c 174A     		ldr	r2, .L121+8
 2363 003e 23F48063 		bic	r3, r3, #1024
 2364 0042 9361     		str	r3, [r2, #24]
1230:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC2PE); //Preload enable
 2365              		.loc 2 1230 2
 2366 0044 154B     		ldr	r3, .L121+8
 2367 0046 9B69     		ldr	r3, [r3, #24]
 2368 0048 144A     		ldr	r2, .L121+8
 2369 004a 43F40063 		orr	r3, r3, #2048
 2370 004e 9361     		str	r3, [r2, #24]
1231:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos); //PWM MODE 1
 2371              		.loc 2 1231 2
 2372 0050 124B     		ldr	r3, .L121+8
 2373 0052 9B69     		ldr	r3, [r3, #24]
 2374 0054 23F4E043 		bic	r3, r3, #28672
 2375 0058 104A     		ldr	r2, .L121+8
 2376 005a 43F4C043 		orr	r3, r3, #24576
 2377 005e 9361     		str	r3, [r2, #24]
1232:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2CE); //OC1Ref is not affected by the ETRF input
 2378              		.loc 2 1232 2
 2379 0060 0E4B     		ldr	r3, .L121+8
 2380 0062 9B69     		ldr	r3, [r3, #24]
 2381 0064 0D4A     		ldr	r2, .L121+8
 2382 0066 23F40043 		bic	r3, r3, #32768
 2383 006a 9361     		str	r3, [r2, #24]
1233:Core/Src/stm32f103xx_CMSIS.c **** 
1234:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1235:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1236:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCER, TIM_CCER_CC2E); //On - OC1 signal is output on the corresponding output pin.
 2384              		.loc 2 1236 2
 2385 006c 0B4B     		ldr	r3, .L121+8
 2386 006e 1B6A     		ldr	r3, [r3, #32]
 2387 0070 0A4A     		ldr	r2, .L121+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 91


 2388 0072 43F01003 		orr	r3, r3, #16
 2389 0076 1362     		str	r3, [r2, #32]
1237:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCER, TIM_CCER_CC2P); //OC1 active high.
 2390              		.loc 2 1237 2
 2391 0078 084B     		ldr	r3, .L121+8
 2392 007a 1B6A     		ldr	r3, [r3, #32]
 2393 007c 074A     		ldr	r2, .L121+8
 2394 007e 23F02003 		bic	r3, r3, #32
 2395 0082 1362     		str	r3, [r2, #32]
1238:Core/Src/stm32f103xx_CMSIS.c **** 
1239:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->CCR2 = 250;
 2396              		.loc 2 1239 6
 2397 0084 054B     		ldr	r3, .L121+8
 2398              		.loc 2 1239 13
 2399 0086 FA22     		movs	r2, #250
 2400 0088 9A63     		str	r2, [r3, #56]
1240:Core/Src/stm32f103xx_CMSIS.c **** }
 2401              		.loc 2 1240 1
 2402 008a 00BF     		nop
 2403 008c BD46     		mov	sp, r7
 2404              	.LCFI110:
 2405              		.cfi_def_cfa_register 13
 2406              		@ sp needed
 2407 008e 80BC     		pop	{r7}
 2408              	.LCFI111:
 2409              		.cfi_restore 7
 2410              		.cfi_def_cfa_offset 0
 2411 0090 7047     		bx	lr
 2412              	.L122:
 2413 0092 00BF     		.align	2
 2414              	.L121:
 2415 0094 00100240 		.word	1073876992
 2416 0098 00080140 		.word	1073809408
 2417 009c 002C0140 		.word	1073818624
 2418              		.cfi_endproc
 2419              	.LFE92:
 2421              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 2422              		.align	1
 2423              		.weak	TIM1_UP_IRQHandler
 2424              		.syntax unified
 2425              		.thumb
 2426              		.thumb_func
 2428              	TIM1_UP_IRQHandler:
 2429              	.LFB93:
1241:Core/Src/stm32f103xx_CMSIS.c **** 
1242:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM1_UP_IRQHandler(void) {
 2430              		.loc 2 1242 38
 2431              		.cfi_startproc
 2432              		@ args = 0, pretend = 0, frame = 0
 2433              		@ frame_needed = 1, uses_anonymous_args = 0
 2434              		@ link register save eliminated.
 2435 0000 80B4     		push	{r7}
 2436              	.LCFI112:
 2437              		.cfi_def_cfa_offset 4
 2438              		.cfi_offset 7, -4
 2439 0002 00AF     		add	r7, sp, #0
 2440              	.LCFI113:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 92


 2441              		.cfi_def_cfa_register 7
1243:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(TIM1->SR, TIM_SR_UIF)) {
 2442              		.loc 2 1243 6
 2443 0004 074B     		ldr	r3, .L126
 2444 0006 1B69     		ldr	r3, [r3, #16]
 2445 0008 03F00103 		and	r3, r3, #1
 2446              		.loc 2 1243 5
 2447 000c 002B     		cmp	r3, #0
 2448 000e 05D0     		beq	.L125
1244:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(TIM1->SR, TIM_SR_UIF); //  
 2449              		.loc 2 1244 3
 2450 0010 044B     		ldr	r3, .L126
 2451 0012 1B69     		ldr	r3, [r3, #16]
 2452 0014 034A     		ldr	r2, .L126
 2453 0016 23F00103 		bic	r3, r3, #1
 2454 001a 1361     		str	r3, [r2, #16]
 2455              	.L125:
1245:Core/Src/stm32f103xx_CMSIS.c **** 	}
1246:Core/Src/stm32f103xx_CMSIS.c **** }
 2456              		.loc 2 1246 1
 2457 001c 00BF     		nop
 2458 001e BD46     		mov	sp, r7
 2459              	.LCFI114:
 2460              		.cfi_def_cfa_register 13
 2461              		@ sp needed
 2462 0020 80BC     		pop	{r7}
 2463              	.LCFI115:
 2464              		.cfi_restore 7
 2465              		.cfi_def_cfa_offset 0
 2466 0022 7047     		bx	lr
 2467              	.L127:
 2468              		.align	2
 2469              	.L126:
 2470 0024 002C0140 		.word	1073818624
 2471              		.cfi_endproc
 2472              	.LFE93:
 2474              		.global	ADC_RAW_Data
 2475              		.section	.bss.ADC_RAW_Data,"aw",%nobits
 2476              		.align	2
 2479              	ADC_RAW_Data:
 2480 0000 00000000 		.space	4
 2481              		.section	.text.CMSIS_ADC_DMA_init,"ax",%progbits
 2482              		.align	1
 2483              		.global	CMSIS_ADC_DMA_init
 2484              		.syntax unified
 2485              		.thumb
 2486              		.thumb_func
 2488              	CMSIS_ADC_DMA_init:
 2489              	.LFB94:
1247:Core/Src/stm32f103xx_CMSIS.c **** 
1248:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  ADC ========================================
1249:Core/Src/stm32f103xx_CMSIS.c **** 
1250:Core/Src/stm32f103xx_CMSIS.c **** /**
1251:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1252:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Analog-to-digital converter (ADC)
1253:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .11 Analog-to-digital converter (ADC) (. 215)
1254:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 93


1255:Core/Src/stm32f103xx_CMSIS.c **** */
1256:Core/Src/stm32f103xx_CMSIS.c **** //STM32  12    
1257:Core/Src/stm32f103xx_CMSIS.c **** //   18  , 
1258:Core/Src/stm32f103xx_CMSIS.c **** // .
1259:Core/Src/stm32f103xx_CMSIS.c **** //-    
1260:Core/Src/stm32f103xx_CMSIS.c **** //    16-  
1261:Core/Src/stm32f103xx_CMSIS.c **** 
1262:Core/Src/stm32f103xx_CMSIS.c **** //      
1263:Core/Src/stm32f103xx_CMSIS.c **** //     14 .
1264:Core/Src/stm32f103xx_CMSIS.c **** 
1265:Core/Src/stm32f103xx_CMSIS.c **** /*                                   Table 65. ADC pins                                            
1266:Core/Src/stm32f103xx_CMSIS.c **** /*
1267:Core/Src/stm32f103xx_CMSIS.c **** 	 Name     |        Signal type                | Remarks
1268:Core/Src/stm32f103xx_CMSIS.c **** 	 VREF+    | Input, analog reference positive  | The higher/positive reference voltage for the ADC,
1269:Core/Src/stm32f103xx_CMSIS.c **** 			  |                                   |          2.4 V <= VREF+ <= VDDA
1270:Core/Src/stm32f103xx_CMSIS.c **** 	VDDA(1)   |       Input, analog supply        | Analog power supply equal to VDD and
1271:Core/Src/stm32f103xx_CMSIS.c **** 			  |                                   |          2.4 V <= VDDA <= 3.6 V
1272:Core/Src/stm32f103xx_CMSIS.c **** 	 VREF-    | Input, analog reference negative  | The lower/negative reference voltage for the ADC,
1273:Core/Src/stm32f103xx_CMSIS.c **** 			  |                                   |              VREF- = VSSA
1274:Core/Src/stm32f103xx_CMSIS.c **** 	VSSA(1)   |    Input, analog supply ground    |    Ground for analog power supply equal to VSS
1275:Core/Src/stm32f103xx_CMSIS.c **** ADCx_IN[15:0] |         Analog signals            |           Up to 21 analog channels(2)
1276:Core/Src/stm32f103xx_CMSIS.c **** */
1277:Core/Src/stm32f103xx_CMSIS.c **** 
1278:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.1 ADC on-off control(. 218)*/
1279:Core/Src/stm32f103xx_CMSIS.c **** //  ,   ADON   ADC_CR2. 
1280:Core/Src/stm32f103xx_CMSIS.c **** //  ADON    ,  
1281:Core/Src/stm32f103xx_CMSIS.c **** // ,   ADON 
1282:Core/Src/stm32f103xx_CMSIS.c **** //  ,     
1283:Core/Src/stm32f103xx_CMSIS.c **** //        ( 
1284:Core/Src/stm32f103xx_CMSIS.c **** 
1285:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.3 Channel selection(. 218)*/
1286:Core/Src/stm32f103xx_CMSIS.c **** // 16  .  
1287:Core/Src/stm32f103xx_CMSIS.c **** //  .    
1288:Core/Src/stm32f103xx_CMSIS.c **** //       . 
1289:Core/Src/stm32f103xx_CMSIS.c **** //Ch3, Ch8, Ch2, Ch2, Ch0, Ch2, Ch2, Ch15.
1290:Core/Src/stm32f103xx_CMSIS.c **** /*
1291:Core/Src/stm32f103xx_CMSIS.c ****  *     16 . 
1292:Core/Src/stm32f103xx_CMSIS.c ****  *       ADC_SQ
1293:Core/Src/stm32f103xx_CMSIS.c ****  *      
1294:Core/Src/stm32f103xx_CMSIS.c ****  *
1295:Core/Src/stm32f103xx_CMSIS.c ****  *     4 . 
1296:Core/Src/stm32f103xx_CMSIS.c ****  *    ADC_ISQR.   
1297:Core/Src/stm32f103xx_CMSIS.c ****  * L[1:0]   ADC_ISQR.
1298:Core/Src/stm32f103xx_CMSIS.c ****  *
1299:Core/Src/stm32f103xx_CMSIS.c ****  *   ADC_SQRx  ADC_ISQR    
1300:Core/Src/stm32f103xx_CMSIS.c ****  *      
1301:Core/Src/stm32f103xx_CMSIS.c ****  * */
1302:Core/Src/stm32f103xx_CMSIS.c **** 
1303:Core/Src/stm32f103xx_CMSIS.c ****  /*Temperature sensor/VREFINT internal channels*/
1304:Core/Src/stm32f103xx_CMSIS.c ****  /*      ADCx_IN16,  
1305:Core/Src/stm32f103xx_CMSIS.c ****   *        
1306:Core/Src/stm32f103xx_CMSIS.c **** 
1307:Core/Src/stm32f103xx_CMSIS.c ****   /*11.4 Calibration*/
1308:Core/Src/stm32f103xx_CMSIS.c ****   /*     . 
1309:Core/Src/stm32f103xx_CMSIS.c ****    *   .   
1310:Core/Src/stm32f103xx_CMSIS.c ****    *        
1311:Core/Src/stm32f103xx_CMSIS.c ****    *
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 94


1312:Core/Src/stm32f103xx_CMSIS.c ****    *     CAL  
1313:Core/Src/stm32f103xx_CMSIS.c ****    *
1314:Core/Src/stm32f103xx_CMSIS.c ****    *   ,  CAL  
1315:Core/Src/stm32f103xx_CMSIS.c ****    *       
1316:Core/Src/stm32f103xx_CMSIS.c ****    *  .
1317:Core/Src/stm32f103xx_CMSIS.c ****    *
1318:Core/Src/stm32f103xx_CMSIS.c ****    * :      
1319:Core/Src/stm32f103xx_CMSIS.c ****    * */
1320:Core/Src/stm32f103xx_CMSIS.c **** 
1321:Core/Src/stm32f103xx_CMSIS.c ****    /*11.8 DMA request(. 227)*/
1322:Core/Src/stm32f103xx_CMSIS.c ****    /*     
1323:Core/Src/stm32f103xx_CMSIS.c **** 	*  DMA      
1324:Core/Src/stm32f103xx_CMSIS.c **** 	*     ADC_DR.
1325:Core/Src/stm32f103xx_CMSIS.c **** 	*
1326:Core/Src/stm32f103xx_CMSIS.c **** 	*      
1327:Core/Src/stm32f103xx_CMSIS.c **** 	*   ADC_DR   ,  
1328:Core/Src/stm32f103xx_CMSIS.c **** 
1329:Core/Src/stm32f103xx_CMSIS.c **** 	/*11.11 ADC interrupts(. 236)*/
1330:Core/Src/stm32f103xx_CMSIS.c **** 	/*
1331:Core/Src/stm32f103xx_CMSIS.c **** 	 *       
1332:Core/Src/stm32f103xx_CMSIS.c **** 	 *     .
1333:Core/Src/stm32f103xx_CMSIS.c **** 	 *
1334:Core/Src/stm32f103xx_CMSIS.c **** 	 *  ADC1  ADC2       
1335:Core/Src/stm32f103xx_CMSIS.c **** 	 *  .
1336:Core/Src/stm32f103xx_CMSIS.c **** 	 * */
1337:Core/Src/stm32f103xx_CMSIS.c **** 
1338:Core/Src/stm32f103xx_CMSIS.c **** 	 /*
1339:Core/Src/stm32f103xx_CMSIS.c **** 	  *       ADC_SR,   
1340:Core/Src/stm32f103xx_CMSIS.c **** 	  * - JSTRT (    
1341:Core/Src/stm32f103xx_CMSIS.c **** 	  * - STRT (    
1342:Core/Src/stm32f103xx_CMSIS.c **** 	  * */
1343:Core/Src/stm32f103xx_CMSIS.c **** 
1344:Core/Src/stm32f103xx_CMSIS.c **** 	  /*Table 71. ADC interrupts*/
1345:Core/Src/stm32f103xx_CMSIS.c ****   /*
1346:Core/Src/stm32f103xx_CMSIS.c ****    *          Interrupt event          |         Event flag             |        Enable Control bit
1347:Core/Src/stm32f103xx_CMSIS.c ****    *   End of conversion regular group |             EOC                |              EOCIE
1348:Core/Src/stm32f103xx_CMSIS.c ****    *  End of conversion injected group |             JEOC               |             JEOCIE
1349:Core/Src/stm32f103xx_CMSIS.c ****    * Analog watchdog status bit is set |             AWD                |              AWDIE
1350:Core/Src/stm32f103xx_CMSIS.c ****    */
1351:Core/Src/stm32f103xx_CMSIS.c **** 
1352:Core/Src/stm32f103xx_CMSIS.c **** volatile uint16_t ADC_RAW_Data[2] = { 0, }; //,    
1353:Core/Src/stm32f103xx_CMSIS.c **** 
1354:Core/Src/stm32f103xx_CMSIS.c **** 
1355:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_ADC_DMA_init(void) {
 2490              		.loc 2 1355 31
 2491              		.cfi_startproc
 2492              		@ args = 0, pretend = 0, frame = 0
 2493              		@ frame_needed = 1, uses_anonymous_args = 0
 2494 0000 80B5     		push	{r7, lr}
 2495              	.LCFI116:
 2496              		.cfi_def_cfa_offset 8
 2497              		.cfi_offset 7, -8
 2498              		.cfi_offset 14, -4
 2499 0002 00AF     		add	r7, sp, #0
 2500              	.LCFI117:
 2501              		.cfi_def_cfa_register 7
1356:Core/Src/stm32f103xx_CMSIS.c **** 	/*  DMA
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 95


1357:Core/Src/stm32f103xx_CMSIS.c **** 	*  :
1358:Core/Src/stm32f103xx_CMSIS.c **** 	*    DMA     278 "Chan
1359:Core/Src/stm32f103xx_CMSIS.c **** 
1360:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); //  DMA1
 2502              		.loc 2 1360 2
 2503 0004 8E4B     		ldr	r3, .L130
 2504 0006 5B69     		ldr	r3, [r3, #20]
 2505 0008 8D4A     		ldr	r2, .L130
 2506 000a 43F00103 		orr	r3, r3, #1
 2507 000e 5361     		str	r3, [r2, #20]
1361:Core/Src/stm32f103xx_CMSIS.c **** 	DMA1_Channel1->CPAR = (uint32_t) & (ADC1->DR); //  
 2508              		.loc 2 1361 15
 2509 0010 8C4B     		ldr	r3, .L130+4
 2510              		.loc 2 1361 22
 2511 0012 8D4A     		ldr	r2, .L130+8
 2512 0014 9A60     		str	r2, [r3, #8]
1362:Core/Src/stm32f103xx_CMSIS.c **** 	DMA1_Channel1->CMAR = (uint32_t)ADC_RAW_Data; //   ,  
 2513              		.loc 2 1362 15
 2514 0016 8B4B     		ldr	r3, .L130+4
 2515              		.loc 2 1362 24
 2516 0018 8C4A     		ldr	r2, .L130+12
 2517              		.loc 2 1362 22
 2518 001a DA60     		str	r2, [r3, #12]
1363:Core/Src/stm32f103xx_CMSIS.c **** 	DMA1_Channel1->CNDTR = 2; //    
 2519              		.loc 2 1363 15
 2520 001c 894B     		ldr	r3, .L130+4
 2521              		.loc 2 1363 23
 2522 001e 0222     		movs	r2, #2
 2523 0020 5A60     		str	r2, [r3, #4]
1364:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PL_Msk, 0b00 << DMA_CCR_PL_Pos); // 
 2524              		.loc 2 1364 2
 2525 0022 884B     		ldr	r3, .L130+4
 2526 0024 1B68     		ldr	r3, [r3]
 2527 0026 874A     		ldr	r2, .L130+4
 2528 0028 23F44053 		bic	r3, r3, #12288
 2529 002c 1360     		str	r3, [r2]
1365:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_DIR); //    
 2530              		.loc 2 1365 2
 2531 002e 854B     		ldr	r3, .L130+4
 2532 0030 1B68     		ldr	r3, [r3]
 2533 0032 844A     		ldr	r2, .L130+4
 2534 0034 23F01003 		bic	r3, r3, #16
 2535 0038 1360     		str	r3, [r2]
1366:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_CIRC); // DMA  Circular mode
 2536              		.loc 2 1366 2
 2537 003a 824B     		ldr	r3, .L130+4
 2538 003c 1B68     		ldr	r3, [r3]
 2539 003e 814A     		ldr	r2, .L130+4
 2540 0040 43F02003 		orr	r3, r3, #32
 2541 0044 1360     		str	r3, [r2]
1367:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PSIZE_Msk, 0b01 << DMA_CCR_PSIZE_Pos); // 
 2542              		.loc 2 1367 2
 2543 0046 7F4B     		ldr	r3, .L130+4
 2544 0048 1B68     		ldr	r3, [r3]
 2545 004a 23F44073 		bic	r3, r3, #768
 2546 004e 7D4A     		ldr	r2, .L130+4
 2547 0050 43F48073 		orr	r3, r3, #256
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 96


 2548 0054 1360     		str	r3, [r2]
1368:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_MSIZE_Msk, 0b01 << DMA_CCR_MSIZE_Pos); // 
 2549              		.loc 2 1368 2
 2550 0056 7B4B     		ldr	r3, .L130+4
 2551 0058 1B68     		ldr	r3, [r3]
 2552 005a 23F44063 		bic	r3, r3, #3072
 2553 005e 794A     		ldr	r2, .L130+4
 2554 0060 43F48063 		orr	r3, r3, #1024
 2555 0064 1360     		str	r3, [r2]
1369:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TCIE); //   
 2556              		.loc 2 1369 2
 2557 0066 774B     		ldr	r3, .L130+4
 2558 0068 1B68     		ldr	r3, [r3]
 2559 006a 764A     		ldr	r2, .L130+4
 2560 006c 43F00203 		orr	r3, r3, #2
 2561 0070 1360     		str	r3, [r2]
1370:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_HTIE); //   
 2562              		.loc 2 1370 2
 2563 0072 744B     		ldr	r3, .L130+4
 2564 0074 1B68     		ldr	r3, [r3]
 2565 0076 734A     		ldr	r2, .L130+4
 2566 0078 23F00403 		bic	r3, r3, #4
 2567 007c 1360     		str	r3, [r2]
1371:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TEIE); //   
 2568              		.loc 2 1371 2
 2569 007e 714B     		ldr	r3, .L130+4
 2570 0080 1B68     		ldr	r3, [r3]
 2571 0082 704A     		ldr	r2, .L130+4
 2572 0084 43F00803 		orr	r3, r3, #8
 2573 0088 1360     		str	r3, [r2]
1372:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_MINC); //  
 2574              		.loc 2 1372 2
 2575 008a 6E4B     		ldr	r3, .L130+4
 2576 008c 1B68     		ldr	r3, [r3]
 2577 008e 6D4A     		ldr	r2, .L130+4
 2578 0090 43F08003 		orr	r3, r3, #128
 2579 0094 1360     		str	r3, [r2]
1373:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_EN); //DMA ON
 2580              		.loc 2 1373 2
 2581 0096 6B4B     		ldr	r3, .L130+4
 2582 0098 1B68     		ldr	r3, [r3]
 2583 009a 6A4A     		ldr	r2, .L130+4
 2584 009c 43F00103 		orr	r3, r3, #1
 2585 00a0 1360     		str	r3, [r2]
1374:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 2586              		.loc 2 1374 2
 2587 00a2 0B20     		movs	r0, #11
 2588 00a4 FFF7FEFF 		bl	__NVIC_EnableIRQ
1375:Core/Src/stm32f103xx_CMSIS.c **** 
1376:Core/Src/stm32f103xx_CMSIS.c **** 
1377:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); //  ADC1.
 2589              		.loc 2 1377 2
 2590 00a8 654B     		ldr	r3, .L130
 2591 00aa 9B69     		ldr	r3, [r3, #24]
 2592 00ac 644A     		ldr	r2, .L130
 2593 00ae 43F40073 		orr	r3, r3, #512
 2594 00b2 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 97


1378:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 2595              		.loc 2 1378 2
 2596 00b4 624B     		ldr	r3, .L130
 2597 00b6 9B69     		ldr	r3, [r3, #24]
 2598 00b8 614A     		ldr	r2, .L130
 2599 00ba 43F00403 		orr	r3, r3, #4
 2600 00be 9361     		str	r3, [r2, #24]
1379:Core/Src/stm32f103xx_CMSIS.c **** 
1380:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA0  PA1   */
1381:Core/Src/stm32f103xx_CMSIS.c **** 	/*Pin PA0 - Analog*/
1382:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF0_Msk, 0b00 << GPIO_CRL_CNF0_Pos);
 2601              		.loc 2 1382 2
 2602 00c0 634B     		ldr	r3, .L130+16
 2603 00c2 1B68     		ldr	r3, [r3]
 2604 00c4 624A     		ldr	r2, .L130+16
 2605 00c6 23F00C03 		bic	r3, r3, #12
 2606 00ca 1360     		str	r3, [r2]
1383:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE0_Msk, 0b00 << GPIO_CRL_MODE0_Pos);
 2607              		.loc 2 1383 2
 2608 00cc 604B     		ldr	r3, .L130+16
 2609 00ce 1B68     		ldr	r3, [r3]
 2610 00d0 5F4A     		ldr	r2, .L130+16
 2611 00d2 23F00303 		bic	r3, r3, #3
 2612 00d6 1360     		str	r3, [r2]
1384:Core/Src/stm32f103xx_CMSIS.c **** 
1385:Core/Src/stm32f103xx_CMSIS.c **** 	/*Pin PA1 - Analog*/
1386:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF1_Msk, 0b00 << GPIO_CRL_CNF1_Pos);
 2613              		.loc 2 1386 2
 2614 00d8 5D4B     		ldr	r3, .L130+16
 2615 00da 1B68     		ldr	r3, [r3]
 2616 00dc 5C4A     		ldr	r2, .L130+16
 2617 00de 23F0C003 		bic	r3, r3, #192
 2618 00e2 1360     		str	r3, [r2]
1387:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE1_Msk, 0b00 << GPIO_CRL_MODE1_Pos);
 2619              		.loc 2 1387 2
 2620 00e4 5A4B     		ldr	r3, .L130+16
 2621 00e6 1B68     		ldr	r3, [r3]
 2622 00e8 594A     		ldr	r2, .L130+16
 2623 00ea 23F03003 		bic	r3, r3, #48
 2624 00ee 1360     		str	r3, [r2]
1388:Core/Src/stm32f103xx_CMSIS.c **** 
1389:Core/Src/stm32f103xx_CMSIS.c **** 
1390:Core/Src/stm32f103xx_CMSIS.c **** 	/*11.12 ADC registers( 237)*/
1391:Core/Src/stm32f103xx_CMSIS.c **** 	//11.12.2 ADC control register 1 (ADC_CR1)( 238)
1392:Core/Src/stm32f103xx_CMSIS.c **** 
1393:Core/Src/stm32f103xx_CMSIS.c **** 	//  :   (/)
1394:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_EOCIE); //EOC interrupt enabled/disabled. An interrupt is generated w
 2625              		.loc 2 1394 2
 2626 00f0 584B     		ldr	r3, .L130+20
 2627 00f2 5B68     		ldr	r3, [r3, #4]
 2628 00f4 574A     		ldr	r2, .L130+20
 2629 00f6 23F02003 		bic	r3, r3, #32
 2630 00fa 5360     		str	r3, [r2, #4]
1395:Core/Src/stm32f103xx_CMSIS.c **** 
1396:Core/Src/stm32f103xx_CMSIS.c **** 	//  : analog watchdog (/)
1397:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDIE); //Analog watchdog interrupt disabled
 2631              		.loc 2 1397 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 98


 2632 00fc 554B     		ldr	r3, .L130+20
 2633 00fe 5B68     		ldr	r3, [r3, #4]
 2634 0100 544A     		ldr	r2, .L130+20
 2635 0102 23F04003 		bic	r3, r3, #64
 2636 0106 5360     		str	r3, [r2, #4]
1398:Core/Src/stm32f103xx_CMSIS.c **** 
1399:Core/Src/stm32f103xx_CMSIS.c **** 	//  :   (/)
1400:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JEOCIE); //JEOC interrupt disabled
 2637              		.loc 2 1400 2
 2638 0108 524B     		ldr	r3, .L130+20
 2639 010a 5B68     		ldr	r3, [r3, #4]
 2640 010c 514A     		ldr	r2, .L130+20
 2641 010e 23F08003 		bic	r3, r3, #128
 2642 0112 5360     		str	r3, [r2, #4]
1401:Core/Src/stm32f103xx_CMSIS.c **** 
1402:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR1, ADC_CR1_SCAN); //Scan mode enabled
 2643              		.loc 2 1402 2
 2644 0114 4F4B     		ldr	r3, .L130+20
 2645 0116 5B68     		ldr	r3, [r3, #4]
 2646 0118 4E4A     		ldr	r2, .L130+20
 2647 011a 43F48073 		orr	r3, r3, #256
 2648 011e 5360     		str	r3, [r2, #4]
1403:Core/Src/stm32f103xx_CMSIS.c **** 
1404:Core/Src/stm32f103xx_CMSIS.c **** 	/* :
1405:Core/Src/stm32f103xx_CMSIS.c **** 	*  EOC  JEOC     
1406:Core/Src/stm32f103xx_CMSIS.c **** 	*     EOCIE  JEOCIE.*/
1407:Core/Src/stm32f103xx_CMSIS.c **** 
1408:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDSGL); //Analog watchdog enabled on all channels
 2649              		.loc 2 1408 2
 2650 0120 4C4B     		ldr	r3, .L130+20
 2651 0122 5B68     		ldr	r3, [r3, #4]
 2652 0124 4B4A     		ldr	r2, .L130+20
 2653 0126 23F40073 		bic	r3, r3, #512
 2654 012a 5360     		str	r3, [r2, #4]
1409:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JAUTO); //Automatic injected group conversion disabled
 2655              		.loc 2 1409 2
 2656 012c 494B     		ldr	r3, .L130+20
 2657 012e 5B68     		ldr	r3, [r3, #4]
 2658 0130 484A     		ldr	r2, .L130+20
 2659 0132 23F48063 		bic	r3, r3, #1024
 2660 0136 5360     		str	r3, [r2, #4]
1410:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_DISCEN); //Discontinuous mode on regular channels disabled
 2661              		.loc 2 1410 2
 2662 0138 464B     		ldr	r3, .L130+20
 2663 013a 5B68     		ldr	r3, [r3, #4]
 2664 013c 454A     		ldr	r2, .L130+20
 2665 013e 23F40063 		bic	r3, r3, #2048
 2666 0142 5360     		str	r3, [r2, #4]
1411:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JDISCEN); //Discontinuous mode on injected channels disabled
 2667              		.loc 2 1411 2
 2668 0144 434B     		ldr	r3, .L130+20
 2669 0146 5B68     		ldr	r3, [r3, #4]
 2670 0148 424A     		ldr	r2, .L130+20
 2671 014a 23F48053 		bic	r3, r3, #4096
 2672 014e 5360     		str	r3, [r2, #4]
1412:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->CR1, ADC_CR1_DUALMOD_Msk, 0b0110 << ADC_CR1_DUALMOD_Pos); //0110: Regular simulta
 2673              		.loc 2 1412 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 99


 2674 0150 404B     		ldr	r3, .L130+20
 2675 0152 5B68     		ldr	r3, [r3, #4]
 2676 0154 23F47023 		bic	r3, r3, #983040
 2677 0158 3E4A     		ldr	r2, .L130+20
 2678 015a 43F4C023 		orr	r3, r3, #393216
 2679 015e 5360     		str	r3, [r2, #4]
1413:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JAWDEN); //Analog watchdog disabled on injected channels
 2680              		.loc 2 1413 2
 2681 0160 3C4B     		ldr	r3, .L130+20
 2682 0162 5B68     		ldr	r3, [r3, #4]
 2683 0164 3B4A     		ldr	r2, .L130+20
 2684 0166 23F48003 		bic	r3, r3, #4194304
 2685 016a 5360     		str	r3, [r2, #4]
1414:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDEN); //Analog watchdog disabled on regular channels
 2686              		.loc 2 1414 2
 2687 016c 394B     		ldr	r3, .L130+20
 2688 016e 5B68     		ldr	r3, [r3, #4]
 2689 0170 384A     		ldr	r2, .L130+20
 2690 0172 23F40003 		bic	r3, r3, #8388608
 2691 0176 5360     		str	r3, [r2, #4]
1415:Core/Src/stm32f103xx_CMSIS.c **** 
1416:Core/Src/stm32f103xx_CMSIS.c **** 	/*11.12.3 ADC control register 2 (ADC_CR2)( 240)*/
1417:Core/Src/stm32f103xx_CMSIS.c **** 
1418:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_ADON); // 
 2692              		.loc 2 1418 2
 2693 0178 364B     		ldr	r3, .L130+20
 2694 017a 9B68     		ldr	r3, [r3, #8]
 2695 017c 354A     		ldr	r2, .L130+20
 2696 017e 43F00103 		orr	r3, r3, #1
 2697 0182 9360     		str	r3, [r2, #8]
1419:Core/Src/stm32f103xx_CMSIS.c **** 
1420:Core/Src/stm32f103xx_CMSIS.c **** 	/* :
1421:Core/Src/stm32f103xx_CMSIS.c **** 	*       -  
1422:Core/Src/stm32f103xx_CMSIS.c **** 	*  ADON,    .
1423:Core/Src/stm32f103xx_CMSIS.c **** 	*      
1424:Core/Src/stm32f103xx_CMSIS.c **** 
1425:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_CONT); //Continuous conversion mode( 
 2698              		.loc 2 1425 2
 2699 0184 334B     		ldr	r3, .L130+20
 2700 0186 9B68     		ldr	r3, [r3, #8]
 2701 0188 324A     		ldr	r2, .L130+20
 2702 018a 43F00203 		orr	r3, r3, #2
 2703 018e 9360     		str	r3, [r2, #8]
1426:Core/Src/stm32f103xx_CMSIS.c **** 
1427:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_CAL); //Enable calibration
 2704              		.loc 2 1427 2
 2705 0190 304B     		ldr	r3, .L130+20
 2706 0192 9B68     		ldr	r3, [r3, #8]
 2707 0194 2F4A     		ldr	r2, .L130+20
 2708 0196 43F00403 		orr	r3, r3, #4
 2709 019a 9360     		str	r3, [r2, #8]
1428:Core/Src/stm32f103xx_CMSIS.c **** 
1429:Core/Src/stm32f103xx_CMSIS.c **** 	/*:
1430:Core/Src/stm32f103xx_CMSIS.c **** 	 *       
1431:Core/Src/stm32f103xx_CMSIS.c **** 	 *      
1432:Core/Src/stm32f103xx_CMSIS.c **** 
1433:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(ADC1->CR2, ADC_CR2_CAL)) ;//  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 100


 2710              		.loc 2 1433 8
 2711 019c 00BF     		nop
 2712              	.L129:
 2713              		.loc 2 1433 9 discriminator 1
 2714 019e 2D4B     		ldr	r3, .L130+20
 2715 01a0 9B68     		ldr	r3, [r3, #8]
 2716 01a2 03F00403 		and	r3, r3, #4
 2717              		.loc 2 1433 8 discriminator 1
 2718 01a6 002B     		cmp	r3, #0
 2719 01a8 F9D1     		bne	.L129
1434:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_ms(1); //  GD32F103CBT6.  STM32F103CBT6   
 2720              		.loc 2 1434 2
 2721 01aa 0120     		movs	r0, #1
 2722 01ac FFF7FEFF 		bl	Delay_ms
1435:Core/Src/stm32f103xx_CMSIS.c **** 
1436:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_DMA); //DMA 
 2723              		.loc 2 1436 2
 2724 01b0 284B     		ldr	r3, .L130+20
 2725 01b2 9B68     		ldr	r3, [r3, #8]
 2726 01b4 274A     		ldr	r2, .L130+20
 2727 01b6 43F48073 		orr	r3, r3, #256
 2728 01ba 9360     		str	r3, [r2, #8]
1437:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR2, ADC_CR2_ALIGN); //   
 2729              		.loc 2 1437 2
 2730 01bc 254B     		ldr	r3, .L130+20
 2731 01be 9B68     		ldr	r3, [r3, #8]
 2732 01c0 244A     		ldr	r2, .L130+20
 2733 01c2 23F40063 		bic	r3, r3, #2048
 2734 01c6 9360     		str	r3, [r2, #8]
1438:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->CR2, ADC_CR2_EXTSEL_Msk, 0b111 << ADC_CR2_EXTSEL_Pos); // 
 2735              		.loc 2 1438 2
 2736 01c8 224B     		ldr	r3, .L130+20
 2737 01ca 9B68     		ldr	r3, [r3, #8]
 2738 01cc 214A     		ldr	r2, .L130+20
 2739 01ce 43F46023 		orr	r3, r3, #917504
 2740 01d2 9360     		str	r3, [r2, #8]
1439:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR2, ADC_CR2_EXTTRIG); //Conversion on external event disabled
 2741              		.loc 2 1439 2
 2742 01d4 1F4B     		ldr	r3, .L130+20
 2743 01d6 9B68     		ldr	r3, [r3, #8]
 2744 01d8 1E4A     		ldr	r2, .L130+20
 2745 01da 23F48013 		bic	r3, r3, #1048576
 2746 01de 9360     		str	r3, [r2, #8]
1440:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // 
1441:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_TSVREFE); //Temperature sensor and VREFINT channel enabled
 2747              		.loc 2 1441 2
 2748 01e0 1C4B     		ldr	r3, .L130+20
 2749 01e2 9B68     		ldr	r3, [r3, #8]
 2750 01e4 1B4A     		ldr	r2, .L130+20
 2751 01e6 43F40003 		orr	r3, r3, #8388608
 2752 01ea 9360     		str	r3, [r2, #8]
1442:Core/Src/stm32f103xx_CMSIS.c **** 
1443:Core/Src/stm32f103xx_CMSIS.c **** 
1444:Core/Src/stm32f103xx_CMSIS.c **** 	/*Note:
1445:Core/Src/stm32f103xx_CMSIS.c **** 	 * ADC1 analog Channel16 and Channel 17 are internally connected to the temperature
1446:Core/Src/stm32f103xx_CMSIS.c **** 	 * sensor and to VREFINT, respectively.
1447:Core/Src/stm32f103xx_CMSIS.c **** 	 * ADC2 analog input Channel16 and Channel17 are internally connected to VSS.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 101


1448:Core/Src/stm32f103xx_CMSIS.c **** 	 * ADC3 analog inputs Channel14, Channel15, Channel16 and Channel17 are connected to VSS.*/
1449:Core/Src/stm32f103xx_CMSIS.c **** 
1450:Core/Src/stm32f103xx_CMSIS.c **** 	 // 11.12.5 ADC sample time register 2 (ADC_SMPR2)( 245)
1451:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP0_Msk, 0b111 << ADC_SMPR2_SMP0_Pos); //239.5 cycles 
 2753              		.loc 2 1451 2
 2754 01ec 194B     		ldr	r3, .L130+20
 2755 01ee 1B69     		ldr	r3, [r3, #16]
 2756 01f0 184A     		ldr	r2, .L130+20
 2757 01f2 43F00703 		orr	r3, r3, #7
 2758 01f6 1361     		str	r3, [r2, #16]
1452:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP1_Msk, 0b111 << ADC_SMPR2_SMP1_Pos); //239.5 cycles 
 2759              		.loc 2 1452 2
 2760 01f8 164B     		ldr	r3, .L130+20
 2761 01fa 1B69     		ldr	r3, [r3, #16]
 2762 01fc 154A     		ldr	r2, .L130+20
 2763 01fe 43F03803 		orr	r3, r3, #56
 2764 0202 1361     		str	r3, [r2, #16]
1453:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SMPR1, ADC_SMPR1_SMP17_Msk, 0b111 << ADC_SMPR1_SMP17_Pos); //239.5 cycles 
 2765              		.loc 2 1453 2
 2766 0204 134B     		ldr	r3, .L130+20
 2767 0206 DB68     		ldr	r3, [r3, #12]
 2768 0208 124A     		ldr	r2, .L130+20
 2769 020a 43F46003 		orr	r3, r3, #14680064
 2770 020e D360     		str	r3, [r2, #12]
1454:Core/Src/stm32f103xx_CMSIS.c **** 
1455:Core/Src/stm32f103xx_CMSIS.c **** 	// 11.12.9 ADC regular sequence register 1 (ADC_SQR1)( 247)
1456:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SQR1, ADC_SQR1_L_Msk, 0b0001 << ADC_SQR1_L_Pos); //2 
 2771              		.loc 2 1456 2
 2772 0210 104B     		ldr	r3, .L130+20
 2773 0212 DB6A     		ldr	r3, [r3, #44]
 2774 0214 23F47003 		bic	r3, r3, #15728640
 2775 0218 0E4A     		ldr	r2, .L130+20
 2776 021a 43F48013 		orr	r3, r3, #1048576
 2777 021e D362     		str	r3, [r2, #44]
1457:Core/Src/stm32f103xx_CMSIS.c **** 
1458:Core/Src/stm32f103xx_CMSIS.c **** 	// 11.12.11 ADC regular sequence register 3 (ADC_SQR3)( 249)
1459:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ1_Msk, 0 << ADC_SQR3_SQ1_Pos);
 2778              		.loc 2 1459 2
 2779 0220 0C4B     		ldr	r3, .L130+20
 2780 0222 5B6B     		ldr	r3, [r3, #52]
 2781 0224 0B4A     		ldr	r2, .L130+20
 2782 0226 23F01F03 		bic	r3, r3, #31
 2783 022a 5363     		str	r3, [r2, #52]
1460:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ2_Msk, 17 << ADC_SQR3_SQ2_Pos);
 2784              		.loc 2 1460 2
 2785 022c 094B     		ldr	r3, .L130+20
 2786 022e 5B6B     		ldr	r3, [r3, #52]
 2787 0230 23F47873 		bic	r3, r3, #992
 2788 0234 074A     		ldr	r2, .L130+20
 2789 0236 43F40873 		orr	r3, r3, #544
 2790 023a 5363     		str	r3, [r2, #52]
1461:Core/Src/stm32f103xx_CMSIS.c **** 	//NVIC_EnableIRQ(ADC1_IRQn); //   
1462:Core/Src/stm32f103xx_CMSIS.c **** 
1463:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // .  
1464:Core/Src/stm32f103xx_CMSIS.c **** }
 2791              		.loc 2 1464 1
 2792 023c 00BF     		nop
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 102


 2793 023e 80BD     		pop	{r7, pc}
 2794              	.L131:
 2795              		.align	2
 2796              	.L130:
 2797 0240 00100240 		.word	1073876992
 2798 0244 08000240 		.word	1073872904
 2799 0248 4C240140 		.word	1073816652
 2800 024c 00000000 		.word	ADC_RAW_Data
 2801 0250 00080140 		.word	1073809408
 2802 0254 00240140 		.word	1073816576
 2803              		.cfi_endproc
 2804              	.LFE94:
 2806              		.section	.text.ADC1_2_IRQHandler,"ax",%progbits
 2807              		.align	1
 2808              		.weak	ADC1_2_IRQHandler
 2809              		.syntax unified
 2810              		.thumb
 2811              		.thumb_func
 2813              	ADC1_2_IRQHandler:
 2814              	.LFB95:
1465:Core/Src/stm32f103xx_CMSIS.c **** 
1466:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void ADC1_2_IRQHandler(void) {
 2815              		.loc 2 1466 37
 2816              		.cfi_startproc
 2817              		@ args = 0, pretend = 0, frame = 0
 2818              		@ frame_needed = 1, uses_anonymous_args = 0
 2819              		@ link register save eliminated.
 2820 0000 80B4     		push	{r7}
 2821              	.LCFI118:
 2822              		.cfi_def_cfa_offset 4
 2823              		.cfi_offset 7, -4
 2824 0002 00AF     		add	r7, sp, #0
 2825              	.LCFI119:
 2826              		.cfi_def_cfa_register 7
1467:Core/Src/stm32f103xx_CMSIS.c **** 	/*This bit is set by hardware at the end of a group channel conversion (regular or injected). It i
1468:Core/Src/stm32f103xx_CMSIS.c **** 	* cleared by software or by reading the ADC_DR.
1469:Core/Src/stm32f103xx_CMSIS.c **** 	* 0: Conversion is not complete
1470:Core/Src/stm32f103xx_CMSIS.c **** 	* 1: Conversion complete*/
1471:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(ADC1->SR, ADC_SR_EOC)) {
 2827              		.loc 2 1471 6
 2828 0004 054B     		ldr	r3, .L135
 2829 0006 1B68     		ldr	r3, [r3]
 2830 0008 03F00203 		and	r3, r3, #2
 2831              		.loc 2 1471 5
 2832 000c 002B     		cmp	r3, #0
 2833 000e 01D0     		beq	.L134
1472:Core/Src/stm32f103xx_CMSIS.c **** 		ADC1->DR; // ,   
 2834              		.loc 2 1472 7
 2835 0010 024B     		ldr	r3, .L135
 2836 0012 DB6C     		ldr	r3, [r3, #76]
 2837              	.L134:
1473:Core/Src/stm32f103xx_CMSIS.c **** 	}
1474:Core/Src/stm32f103xx_CMSIS.c **** 
1475:Core/Src/stm32f103xx_CMSIS.c **** }
 2838              		.loc 2 1475 1
 2839 0014 00BF     		nop
 2840 0016 BD46     		mov	sp, r7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 103


 2841              	.LCFI120:
 2842              		.cfi_def_cfa_register 13
 2843              		@ sp needed
 2844 0018 80BC     		pop	{r7}
 2845              	.LCFI121:
 2846              		.cfi_restore 7
 2847              		.cfi_def_cfa_offset 0
 2848 001a 7047     		bx	lr
 2849              	.L136:
 2850              		.align	2
 2851              	.L135:
 2852 001c 00240140 		.word	1073816576
 2853              		.cfi_endproc
 2854              	.LFE95:
 2856              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 2857              		.align	1
 2858              		.weak	DMA1_Channel1_IRQHandler
 2859              		.syntax unified
 2860              		.thumb
 2861              		.thumb_func
 2863              	DMA1_Channel1_IRQHandler:
 2864              	.LFB96:
1476:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void DMA1_Channel1_IRQHandler(void) {
 2865              		.loc 2 1476 44
 2866              		.cfi_startproc
 2867              		@ args = 0, pretend = 0, frame = 0
 2868              		@ frame_needed = 1, uses_anonymous_args = 0
 2869              		@ link register save eliminated.
 2870 0000 80B4     		push	{r7}
 2871              	.LCFI122:
 2872              		.cfi_def_cfa_offset 4
 2873              		.cfi_offset 7, -4
 2874 0002 00AF     		add	r7, sp, #0
 2875              	.LCFI123:
 2876              		.cfi_def_cfa_register 7
1477:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(DMA1->ISR, DMA_ISR_TCIF1)) {
 2877              		.loc 2 1477 6
 2878 0004 0E4B     		ldr	r3, .L141
 2879 0006 1B68     		ldr	r3, [r3]
 2880 0008 03F00203 		and	r3, r3, #2
 2881              		.loc 2 1477 5
 2882 000c 002B     		cmp	r3, #0
 2883 000e 06D0     		beq	.L138
1478:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1); //  .
 2884              		.loc 2 1478 3
 2885 0010 0B4B     		ldr	r3, .L141
 2886 0012 5B68     		ldr	r3, [r3, #4]
 2887 0014 0A4A     		ldr	r2, .L141
 2888 0016 43F00103 		orr	r3, r3, #1
 2889 001a 5360     		str	r3, [r2, #4]
1479:Core/Src/stm32f103xx_CMSIS.c **** 		/*   */
1480:Core/Src/stm32f103xx_CMSIS.c **** 
1481:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (READ_BIT(DMA1->ISR, DMA_ISR_TEIF1)) {
1482:Core/Src/stm32f103xx_CMSIS.c **** 		/*   -  */
1483:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1); //  .
1484:Core/Src/stm32f103xx_CMSIS.c **** 	}
1485:Core/Src/stm32f103xx_CMSIS.c **** }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 104


 2890              		.loc 2 1485 1
 2891 001c 0BE0     		b	.L140
 2892              	.L138:
1481:Core/Src/stm32f103xx_CMSIS.c **** 		/*   -  */
 2893              		.loc 2 1481 13
 2894 001e 084B     		ldr	r3, .L141
 2895 0020 1B68     		ldr	r3, [r3]
 2896 0022 03F00803 		and	r3, r3, #8
1481:Core/Src/stm32f103xx_CMSIS.c **** 		/*   -  */
 2897              		.loc 2 1481 12
 2898 0026 002B     		cmp	r3, #0
 2899 0028 05D0     		beq	.L140
1483:Core/Src/stm32f103xx_CMSIS.c **** 	}
 2900              		.loc 2 1483 3
 2901 002a 054B     		ldr	r3, .L141
 2902 002c 5B68     		ldr	r3, [r3, #4]
 2903 002e 044A     		ldr	r2, .L141
 2904 0030 43F00103 		orr	r3, r3, #1
 2905 0034 5360     		str	r3, [r2, #4]
 2906              	.L140:
 2907              		.loc 2 1485 1
 2908 0036 00BF     		nop
 2909 0038 BD46     		mov	sp, r7
 2910              	.LCFI124:
 2911              		.cfi_def_cfa_register 13
 2912              		@ sp needed
 2913 003a 80BC     		pop	{r7}
 2914              	.LCFI125:
 2915              		.cfi_restore 7
 2916              		.cfi_def_cfa_offset 0
 2917 003c 7047     		bx	lr
 2918              	.L142:
 2919 003e 00BF     		.align	2
 2920              	.L141:
 2921 0040 00000240 		.word	1073872896
 2922              		.cfi_endproc
 2923              	.LFE96:
 2925              		.global	husart1
 2926              		.section	.bss.husart1,"aw",%nobits
 2927              		.align	2
 2930              	husart1:
 2931 0000 00000000 		.space	44
 2931      00000000 
 2931      00000000 
 2931      00000000 
 2931      00000000 
 2932              		.global	husart2
 2933              		.section	.bss.husart2,"aw",%nobits
 2934              		.align	2
 2937              	husart2:
 2938 0000 00000000 		.space	44
 2938      00000000 
 2938      00000000 
 2938      00000000 
 2938      00000000 
 2939              		.section	.text.CMSIS_USART1_Init,"ax",%progbits
 2940              		.align	1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 105


 2941              		.global	CMSIS_USART1_Init
 2942              		.syntax unified
 2943              		.thumb
 2944              		.thumb_func
 2946              	CMSIS_USART1_Init:
 2947              	.LFB97:
1486:Core/Src/stm32f103xx_CMSIS.c **** 
1487:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  USART ======================================
1488:Core/Src/stm32f103xx_CMSIS.c **** 
1489:Core/Src/stm32f103xx_CMSIS.c **** /**
1490:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1491:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Universal synchronous asynchronous receiver transmitter (USART)
1492:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .27 Universal synchronous asynchronous receiver transmitter (USART) (
1493:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1494:Core/Src/stm32f103xx_CMSIS.c **** */
1495:Core/Src/stm32f103xx_CMSIS.c **** 
1496:Core/Src/stm32f103xx_CMSIS.c **** /* / 
1497:Core/Src/stm32f103xx_CMSIS.c ****      
1498:Core/Src/stm32f103xx_CMSIS.c ****  NRZ (Non Return to Zero     )   
1499:Core/Src/stm32f103xx_CMSIS.c ****   . USART    
1500:Core/Src/stm32f103xx_CMSIS.c **** baud rate generator.
1501:Core/Src/stm32f103xx_CMSIS.c **** 
1502:Core/Src/stm32f103xx_CMSIS.c ****       
1503:Core/Src/stm32f103xx_CMSIS.c ****  -,  SIR ENDEC  IrDA( 
1504:Core/Src/stm32f103xx_CMSIS.c ****      
1505:Core/Src/stm32f103xx_CMSIS.c **** 
1506:Core/Src/stm32f103xx_CMSIS.c **** /*  USART*/
1507:Core/Src/stm32f103xx_CMSIS.c **** /*
1508:Core/Src/stm32f103xx_CMSIS.c ****  * -  Full duplex, asynchronous communications
1509:Core/Src/stm32f103xx_CMSIS.c ****  * -  NRZ  (Mark/Space)
1510:Core/Src/stm32f103xx_CMSIS.c ****  * -   (baud rate generator)
1511:Core/Src/stm32f103xx_CMSIS.c ****  *          
1512:Core/Src/stm32f103xx_CMSIS.c ****  * -      (8  9 )
1513:Core/Src/stm32f103xx_CMSIS.c ****  * -    .  1  2 
1514:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1515:Core/Src/stm32f103xx_CMSIS.c ****  * -   13-    10/11 
1516:Core/Src/stm32f103xx_CMSIS.c ****  * -     (  )
1517:Core/Src/stm32f103xx_CMSIS.c ****  * -  IrDA SIR   
1518:Core/Src/stm32f103xx_CMSIS.c ****  *     3/16     
1519:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1520:Core/Src/stm32f103xx_CMSIS.c ****  * -   Smartcard   
1521:Core/Src/stm32f103xx_CMSIS.c ****  *    0.5, 1.5      -
1522:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1523:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1524:Core/Src/stm32f103xx_CMSIS.c ****  *     /   
1525:Core/Src/stm32f103xx_CMSIS.c ****  * -        .
1526:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
1527:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1528:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1529:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1530:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
1531:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1532:Core/Src/stm32f103xx_CMSIS.c ****  *      -     
1533:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1534:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1535:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1536:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 106


1537:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
1538:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1539:Core/Src/stm32f103xx_CMSIS.c ****  *       CTS changes
1540:Core/Src/stm32f103xx_CMSIS.c ****  *       LIN break detection
1541:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmit data register empty
1542:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmission complete
1543:Core/Src/stm32f103xx_CMSIS.c ****  *       Receive data register full
1544:Core/Src/stm32f103xx_CMSIS.c ****  *       Idle line received
1545:Core/Src/stm32f103xx_CMSIS.c ****  *       Overrun error
1546:Core/Src/stm32f103xx_CMSIS.c ****  *       Framing error
1547:Core/Src/stm32f103xx_CMSIS.c ****  *       Noise error
1548:Core/Src/stm32f103xx_CMSIS.c ****  *       Parity error
1549:Core/Src/stm32f103xx_CMSIS.c ****  * - Multiprocessor communication - enter into mute mode if address match does not occur
1550:Core/Src/stm32f103xx_CMSIS.c ****  * - Wake up from mute mode (by idle line detection or address mark detection)
1551:Core/Src/stm32f103xx_CMSIS.c ****  * - Two receiver wakeup modes: Address bit (MSB, 9th bit), Idle line
1552:Core/Src/stm32f103xx_CMSIS.c **** 
1553:Core/Src/stm32f103xx_CMSIS.c ****      USART   
1554:Core/Src/stm32f103xx_CMSIS.c ****     Tx.
1555:Core/Src/stm32f103xx_CMSIS.c **** 
1556:Core/Src/stm32f103xx_CMSIS.c ****  RX:    .   
1557:Core/Src/stm32f103xx_CMSIS.c ****  TX:  .   ,  
1558:Core/Src/stm32f103xx_CMSIS.c ****         
1559:Core/Src/stm32f103xx_CMSIS.c ****     -  -  
1560:Core/Src/stm32f103xx_CMSIS.c **** 
1561:Core/Src/stm32f103xx_CMSIS.c ****   TX  RX    
1562:Core/Src/stm32f103xx_CMSIS.c ****  -      
1563:Core/Src/stm32f103xx_CMSIS.c ****  -  
1564:Core/Src/stm32f103xx_CMSIS.c ****  -   (8  9 ),    
1565:Core/Src/stm32f103xx_CMSIS.c ****  - 0.5, 1, 1.5, 2  ,    
1566:Core/Src/stm32f103xx_CMSIS.c ****  - Baud rate generator  12    4  
1567:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_SR)
1568:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_DR)
1569:Core/Src/stm32f103xx_CMSIS.c ****  -    (USART_BRR) - 12   
1570:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_GTPR)    -
1571:Core/Src/stm32f103xx_CMSIS.c **** 
1572:Core/Src/stm32f103xx_CMSIS.c ****        
1573:Core/Src/stm32f103xx_CMSIS.c ****   - CK:   .    
1574:Core/Src/stm32f103xx_CMSIS.c ****      SPI(  
1575:Core/Src/stm32f103xx_CMSIS.c ****         
1576:Core/Src/stm32f103xx_CMSIS.c ****     RX.      
1577:Core/Src/stm32f103xx_CMSIS.c ****   (,  LCD).    
1578:Core/Src/stm32f103xx_CMSIS.c ****      .
1579:Core/Src/stm32f103xx_CMSIS.c **** 
1580:Core/Src/stm32f103xx_CMSIS.c ****         
1581:Core/Src/stm32f103xx_CMSIS.c ****   - CTS: (Clear To Send)      
1582:Core/Src/stm32f103xx_CMSIS.c ****   - RTS: (Request to send)   ,  USART 
1583:Core/Src/stm32f103xx_CMSIS.c **** 
1584:Core/Src/stm32f103xx_CMSIS.c ****   27.3.1 USART character description( 790)
1585:Core/Src/stm32f103xx_CMSIS.c **** 
1586:Core/Src/stm32f103xx_CMSIS.c ****         8  9  
1587:Core/Src/stm32f103xx_CMSIS.c ****    TX       
1588:Core/Src/stm32f103xx_CMSIS.c **** 
1589:Core/Src/stm32f103xx_CMSIS.c ****     ,     "
1590:Core/Src/stm32f103xx_CMSIS.c ****    ( "1"    
1591:Core/Src/stm32f103xx_CMSIS.c **** 
1592:Core/Src/stm32f103xx_CMSIS.c ****        "0"  
1593:Core/Src/stm32f103xx_CMSIS.c ****    ( "1")   
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 107


1594:Core/Src/stm32f103xx_CMSIS.c **** 
1595:Core/Src/stm32f103xx_CMSIS.c ****         baud rate
1596:Core/Src/stm32f103xx_CMSIS.c **** 
1597:Core/Src/stm32f103xx_CMSIS.c ****   27.3.2 Transmitter( 791)
1598:Core/Src/stm32f103xx_CMSIS.c ****         8 
1599:Core/Src/stm32f103xx_CMSIS.c ****       (TE) ,  
1600:Core/Src/stm32f103xx_CMSIS.c ****         
1601:Core/Src/stm32f103xx_CMSIS.c **** 
1602:Core/Src/stm32f103xx_CMSIS.c ****    
1603:Core/Src/stm32f103xx_CMSIS.c ****          
1604:Core/Src/stm32f103xx_CMSIS.c ****      (TDR)     
1605:Core/Src/stm32f103xx_CMSIS.c ****       ,  
1606:Core/Src/stm32f103xx_CMSIS.c ****    .   
1607:Core/Src/stm32f103xx_CMSIS.c ****     0.5, 1, 1.5,  2.
1608:Core/Src/stm32f103xx_CMSIS.c **** 
1609:Core/Src/stm32f103xx_CMSIS.c ****   !
1610:Core/Src/stm32f103xx_CMSIS.c ****    TE       
1611:Core/Src/stm32f103xx_CMSIS.c ****       TX,   
1612:Core/Src/stm32f103xx_CMSIS.c ****       .
1613:Core/Src/stm32f103xx_CMSIS.c ****          .
1614:Core/Src/stm32f103xx_CMSIS.c ****   */
1615:Core/Src/stm32f103xx_CMSIS.c **** 
1616:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart1; //   USART.(. stm32f103xx_CM
1617:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart2; //   USART.(. stm32f103xx_CM
1618:Core/Src/stm32f103xx_CMSIS.c **** 
1619:Core/Src/stm32f103xx_CMSIS.c **** 
1620:Core/Src/stm32f103xx_CMSIS.c **** /**
1621:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1622:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART1.  9600 8 N 1
1623:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1624:Core/Src/stm32f103xx_CMSIS.c ****  */
1625:Core/Src/stm32f103xx_CMSIS.c **** 
1626:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART1_Init(void) {
 2948              		.loc 2 1626 30
 2949              		.cfi_startproc
 2950              		@ args = 0, pretend = 0, frame = 0
 2951              		@ frame_needed = 1, uses_anonymous_args = 0
 2952 0000 80B5     		push	{r7, lr}
 2953              	.LCFI126:
 2954              		.cfi_def_cfa_offset 8
 2955              		.cfi_offset 7, -8
 2956              		.cfi_offset 14, -4
 2957 0002 00AF     		add	r7, sp, #0
 2958              	.LCFI127:
 2959              		.cfi_def_cfa_register 7
1627:Core/Src/stm32f103xx_CMSIS.c **** 
1628:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 2960              		.loc 2 1628 2
 2961 0004 504B     		ldr	r3, .L144
 2962 0006 9B69     		ldr	r3, [r3, #24]
 2963 0008 4F4A     		ldr	r2, .L144
 2964 000a 43F00403 		orr	r3, r3, #4
 2965 000e 9361     		str	r3, [r2, #24]
1629:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 2966              		.loc 2 1629 2
 2967 0010 4D4B     		ldr	r3, .L144
 2968 0012 9B69     		ldr	r3, [r3, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 108


 2969 0014 4C4A     		ldr	r2, .L144
 2970 0016 43F00103 		orr	r3, r3, #1
 2971 001a 9361     		str	r3, [r2, #24]
1630:Core/Src/stm32f103xx_CMSIS.c **** 
1631:Core/Src/stm32f103xx_CMSIS.c **** 	//   UART  Full Duplex  
1632:Core/Src/stm32f103xx_CMSIS.c **** 	//Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1633:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 2972              		.loc 2 1633 2
 2973 001c 4B4B     		ldr	r3, .L144+4
 2974 001e 5B68     		ldr	r3, [r3, #4]
 2975 0020 23F0C003 		bic	r3, r3, #192
 2976 0024 494A     		ldr	r2, .L144+4
 2977 0026 43F08003 		orr	r3, r3, #128
 2978 002a 5360     		str	r3, [r2, #4]
1634:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 2979              		.loc 2 1634 2
 2980 002c 474B     		ldr	r3, .L144+4
 2981 002e 5B68     		ldr	r3, [r3, #4]
 2982 0030 464A     		ldr	r2, .L144+4
 2983 0032 43F03003 		orr	r3, r3, #48
 2984 0036 5360     		str	r3, [r2, #4]
1635:Core/Src/stm32f103xx_CMSIS.c **** 	//Rx - Input floating
1636:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF10_Msk, 0b1 << GPIO_CRH_CNF10_Pos);
 2985              		.loc 2 1636 2
 2986 0038 444B     		ldr	r3, .L144+4
 2987 003a 5B68     		ldr	r3, [r3, #4]
 2988 003c 23F44063 		bic	r3, r3, #3072
 2989 0040 424A     		ldr	r2, .L144+4
 2990 0042 43F48063 		orr	r3, r3, #1024
 2991 0046 5360     		str	r3, [r2, #4]
1637:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE10_Msk, 0b00 << GPIO_CRH_MODE10_Pos);
 2992              		.loc 2 1637 2
 2993 0048 404B     		ldr	r3, .L144+4
 2994 004a 5B68     		ldr	r3, [r3, #4]
 2995 004c 3F4A     		ldr	r2, .L144+4
 2996 004e 23F44073 		bic	r3, r3, #768
 2997 0052 5360     		str	r3, [r2, #4]
1638:Core/Src/stm32f103xx_CMSIS.c **** 
1639:Core/Src/stm32f103xx_CMSIS.c **** 	//  USART1
1640:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);
 2998              		.loc 2 1640 2
 2999 0054 3C4B     		ldr	r3, .L144
 3000 0056 9B69     		ldr	r3, [r3, #24]
 3001 0058 3B4A     		ldr	r2, .L144
 3002 005a 43F48043 		orr	r3, r3, #16384
 3003 005e 9361     		str	r3, [r2, #24]
1641:Core/Src/stm32f103xx_CMSIS.c **** 
1642:Core/Src/stm32f103xx_CMSIS.c **** 	/* Fractional baud rate generation
1643:Core/Src/stm32f103xx_CMSIS.c **** 	 :
1644:Core/Src/stm32f103xx_CMSIS.c **** 	Tx/Rx baud = fCK/(16*USARTDIV)
1645:Core/Src/stm32f103xx_CMSIS.c **** 	 fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1646:Core/Src/stm32f103xx_CMSIS.c **** 	   fCK = 72000000
1647:Core/Src/stm32f103xx_CMSIS.c **** 	    9600
1648:Core/Src/stm32f103xx_CMSIS.c **** 	9600 = 72000000/(16*USARTDIV)
1649:Core/Src/stm32f103xx_CMSIS.c **** 
1650:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 72000000/9600*16 = 468.75
1651:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     468,   0x1D4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 109


1652:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.75*16 = 12,   0xC
1653:Core/Src/stm32f103xx_CMSIS.c **** 
1654:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   9600  
1655:Core/Src/stm32f103xx_CMSIS.c **** 
1656:Core/Src/stm32f103xx_CMSIS.c **** 	     115200:
1657:Core/Src/stm32f103xx_CMSIS.c **** 	115200 = 72000000/(16*USARTDIV)
1658:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 72000000/115200*16 = 39.0625
1659:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     39,   0x27
1660:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.0625*16 = 1,   0x1
1661:Core/Src/stm32f103xx_CMSIS.c **** 
1662:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   115200  
1663:Core/Src/stm32f103xx_CMSIS.c **** 
1664:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1665:Core/Src/stm32f103xx_CMSIS.c **** 
1666:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART1->BRR, USART_BRR_DIV_Mantissa_Msk, 0x1D4 << USART_BRR_DIV_Mantissa_Pos);
 3004              		.loc 2 1666 2
 3005 0060 3B4B     		ldr	r3, .L144+8
 3006 0062 9B68     		ldr	r3, [r3, #8]
 3007 0064 23F47F43 		bic	r3, r3, #65280
 3008 0068 23F0F003 		bic	r3, r3, #240
 3009 006c 384A     		ldr	r2, .L144+8
 3010 006e 43F4EA53 		orr	r3, r3, #7488
 3011 0072 9360     		str	r3, [r2, #8]
1667:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART1->BRR, USART_BRR_DIV_Fraction_Msk, 0xC << USART_BRR_DIV_Fraction_Pos);
 3012              		.loc 2 1667 2
 3013 0074 364B     		ldr	r3, .L144+8
 3014 0076 9B68     		ldr	r3, [r3, #8]
 3015 0078 23F00F03 		bic	r3, r3, #15
 3016 007c 344A     		ldr	r2, .L144+8
 3017 007e 43F00C03 		orr	r3, r3, #12
 3018 0082 9360     		str	r3, [r2, #8]
1668:Core/Src/stm32f103xx_CMSIS.c **** 
1669:Core/Src/stm32f103xx_CMSIS.c **** 	//27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1670:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_UE); //USART enable
 3019              		.loc 2 1670 2
 3020 0084 324B     		ldr	r3, .L144+8
 3021 0086 DB68     		ldr	r3, [r3, #12]
 3022 0088 314A     		ldr	r2, .L144+8
 3023 008a 43F40053 		orr	r3, r3, #8192
 3024 008e D360     		str	r3, [r2, #12]
1671:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_M); //Word lenght 1 Start bit, 8 Data bits, n Stop bit
 3025              		.loc 2 1671 2
 3026 0090 2F4B     		ldr	r3, .L144+8
 3027 0092 DB68     		ldr	r3, [r3, #12]
 3028 0094 2E4A     		ldr	r2, .L144+8
 3029 0096 23F48053 		bic	r3, r3, #4096
 3030 009a D360     		str	r3, [r2, #12]
1672:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_WAKE); //Wake up idle Line
 3031              		.loc 2 1672 2
 3032 009c 2C4B     		ldr	r3, .L144+8
 3033 009e DB68     		ldr	r3, [r3, #12]
 3034 00a0 2B4A     		ldr	r2, .L144+8
 3035 00a2 23F40063 		bic	r3, r3, #2048
 3036 00a6 D360     		str	r3, [r2, #12]
1673:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_PCE); //Partity control disabled
 3037              		.loc 2 1673 2
 3038 00a8 294B     		ldr	r3, .L144+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 110


 3039 00aa DB68     		ldr	r3, [r3, #12]
 3040 00ac 284A     		ldr	r2, .L144+8
 3041 00ae 23F48063 		bic	r3, r3, #1024
 3042 00b2 D360     		str	r3, [r2, #12]
1674:Core/Src/stm32f103xx_CMSIS.c **** 	// 
1675:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_PEIE); //partity error interrupt disabled
 3043              		.loc 2 1675 2
 3044 00b4 264B     		ldr	r3, .L144+8
 3045 00b6 DB68     		ldr	r3, [r3, #12]
 3046 00b8 254A     		ldr	r2, .L144+8
 3047 00ba 23F48073 		bic	r3, r3, #256
 3048 00be D360     		str	r3, [r2, #12]
1676:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_TXEIE); //TXE interrupt is inhibited
 3049              		.loc 2 1676 2
 3050 00c0 234B     		ldr	r3, .L144+8
 3051 00c2 DB68     		ldr	r3, [r3, #12]
 3052 00c4 224A     		ldr	r2, .L144+8
 3053 00c6 23F08003 		bic	r3, r3, #128
 3054 00ca D360     		str	r3, [r2, #12]
1677:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_TCIE); //Transmission complete interrupt disabled
 3055              		.loc 2 1677 2
 3056 00cc 204B     		ldr	r3, .L144+8
 3057 00ce DB68     		ldr	r3, [r3, #12]
 3058 00d0 1F4A     		ldr	r2, .L144+8
 3059 00d2 23F04003 		bic	r3, r3, #64
 3060 00d6 D360     		str	r3, [r2, #12]
1678:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_RXNEIE); //    
 3061              		.loc 2 1678 2
 3062 00d8 1D4B     		ldr	r3, .L144+8
 3063 00da DB68     		ldr	r3, [r3, #12]
 3064 00dc 1C4A     		ldr	r2, .L144+8
 3065 00de 43F02003 		orr	r3, r3, #32
 3066 00e2 D360     		str	r3, [r2, #12]
1679:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_IDLEIE); //   IDLE 
 3067              		.loc 2 1679 2
 3068 00e4 1A4B     		ldr	r3, .L144+8
 3069 00e6 DB68     		ldr	r3, [r3, #12]
 3070 00e8 194A     		ldr	r2, .L144+8
 3071 00ea 43F01003 		orr	r3, r3, #16
 3072 00ee D360     		str	r3, [r2, #12]
1680:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_TE); //Transmitter is enabled
 3073              		.loc 2 1680 2
 3074 00f0 174B     		ldr	r3, .L144+8
 3075 00f2 DB68     		ldr	r3, [r3, #12]
 3076 00f4 164A     		ldr	r2, .L144+8
 3077 00f6 43F00803 		orr	r3, r3, #8
 3078 00fa D360     		str	r3, [r2, #12]
1681:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_RE); //Receiver is enabled and begins searching for a start bit
 3079              		.loc 2 1681 2
 3080 00fc 144B     		ldr	r3, .L144+8
 3081 00fe DB68     		ldr	r3, [r3, #12]
 3082 0100 134A     		ldr	r2, .L144+8
 3083 0102 43F00403 		orr	r3, r3, #4
 3084 0106 D360     		str	r3, [r2, #12]
1682:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_RWU);
 3085              		.loc 2 1682 2
 3086 0108 114B     		ldr	r3, .L144+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 111


 3087 010a DB68     		ldr	r3, [r3, #12]
 3088 010c 104A     		ldr	r2, .L144+8
 3089 010e 23F00203 		bic	r3, r3, #2
 3090 0112 D360     		str	r3, [r2, #12]
1683:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_SBK);
 3091              		.loc 2 1683 2
 3092 0114 0E4B     		ldr	r3, .L144+8
 3093 0116 DB68     		ldr	r3, [r3, #12]
 3094 0118 0D4A     		ldr	r2, .L144+8
 3095 011a 23F00103 		bic	r3, r3, #1
 3096 011e D360     		str	r3, [r2, #12]
1684:Core/Src/stm32f103xx_CMSIS.c **** 
1685:Core/Src/stm32f103xx_CMSIS.c **** 	// ,    USART,
1686:Core/Src/stm32f103xx_CMSIS.c **** 	USART1->CR2 = 0;
 3097              		.loc 2 1686 8
 3098 0120 0B4B     		ldr	r3, .L144+8
 3099              		.loc 2 1686 14
 3100 0122 0022     		movs	r2, #0
 3101 0124 1A61     		str	r2, [r3, #16]
1687:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR2, USART_CR2_STOP); //1  .
 3102              		.loc 2 1687 2
 3103 0126 0A4B     		ldr	r3, .L144+8
 3104 0128 1B69     		ldr	r3, [r3, #16]
 3105 012a 094A     		ldr	r2, .L144+8
 3106 012c 23F44053 		bic	r3, r3, #12288
 3107 0130 1361     		str	r3, [r2, #16]
1688:Core/Src/stm32f103xx_CMSIS.c **** 	USART1->CR3 = 0;
 3108              		.loc 2 1688 8
 3109 0132 074B     		ldr	r3, .L144+8
 3110              		.loc 2 1688 14
 3111 0134 0022     		movs	r2, #0
 3112 0136 5A61     		str	r2, [r3, #20]
1689:Core/Src/stm32f103xx_CMSIS.c **** 	USART1->GTPR = 0;
 3113              		.loc 2 1689 8
 3114 0138 054B     		ldr	r3, .L144+8
 3115              		.loc 2 1689 15
 3116 013a 0022     		movs	r2, #0
 3117 013c 9A61     		str	r2, [r3, #24]
1690:Core/Src/stm32f103xx_CMSIS.c **** 
1691:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(USART1_IRQn); //   USART1
 3118              		.loc 2 1691 2
 3119 013e 2520     		movs	r0, #37
 3120 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1692:Core/Src/stm32f103xx_CMSIS.c **** }
 3121              		.loc 2 1692 1
 3122 0144 00BF     		nop
 3123 0146 80BD     		pop	{r7, pc}
 3124              	.L145:
 3125              		.align	2
 3126              	.L144:
 3127 0148 00100240 		.word	1073876992
 3128 014c 00080140 		.word	1073809408
 3129 0150 00380140 		.word	1073821696
 3130              		.cfi_endproc
 3131              	.LFE97:
 3133              		.section	.text.CMSIS_USART2_Init,"ax",%progbits
 3134              		.align	1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 112


 3135              		.global	CMSIS_USART2_Init
 3136              		.syntax unified
 3137              		.thumb
 3138              		.thumb_func
 3140              	CMSIS_USART2_Init:
 3141              	.LFB98:
1693:Core/Src/stm32f103xx_CMSIS.c **** 
1694:Core/Src/stm32f103xx_CMSIS.c **** /**
1695:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1696:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART2.  9600 8 N 1
1697:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1698:Core/Src/stm32f103xx_CMSIS.c ****  */
1699:Core/Src/stm32f103xx_CMSIS.c **** 
1700:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART2_Init(void) {
 3142              		.loc 2 1700 30
 3143              		.cfi_startproc
 3144              		@ args = 0, pretend = 0, frame = 0
 3145              		@ frame_needed = 1, uses_anonymous_args = 0
 3146 0000 80B5     		push	{r7, lr}
 3147              	.LCFI128:
 3148              		.cfi_def_cfa_offset 8
 3149              		.cfi_offset 7, -8
 3150              		.cfi_offset 14, -4
 3151 0002 00AF     		add	r7, sp, #0
 3152              	.LCFI129:
 3153              		.cfi_def_cfa_register 7
1701:Core/Src/stm32f103xx_CMSIS.c **** 
1702:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 3154              		.loc 2 1702 2
 3155 0004 504B     		ldr	r3, .L147
 3156 0006 9B69     		ldr	r3, [r3, #24]
 3157 0008 4F4A     		ldr	r2, .L147
 3158 000a 43F00403 		orr	r3, r3, #4
 3159 000e 9361     		str	r3, [r2, #24]
1703:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 3160              		.loc 2 1703 2
 3161 0010 4D4B     		ldr	r3, .L147
 3162 0012 9B69     		ldr	r3, [r3, #24]
 3163 0014 4C4A     		ldr	r2, .L147
 3164 0016 43F00103 		orr	r3, r3, #1
 3165 001a 9361     		str	r3, [r2, #24]
1704:Core/Src/stm32f103xx_CMSIS.c **** 
1705:Core/Src/stm32f103xx_CMSIS.c **** 	//   UART  Full Duplex  
1706:Core/Src/stm32f103xx_CMSIS.c **** 	//Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1707:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF2_Msk, 0b10 << GPIO_CRL_CNF2_Pos);
 3166              		.loc 2 1707 2
 3167 001c 4B4B     		ldr	r3, .L147+4
 3168 001e 1B68     		ldr	r3, [r3]
 3169 0020 23F44063 		bic	r3, r3, #3072
 3170 0024 494A     		ldr	r2, .L147+4
 3171 0026 43F40063 		orr	r3, r3, #2048
 3172 002a 1360     		str	r3, [r2]
1708:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE2_Msk, 0b11 << GPIO_CRL_MODE2_Pos);
 3173              		.loc 2 1708 2
 3174 002c 474B     		ldr	r3, .L147+4
 3175 002e 1B68     		ldr	r3, [r3]
 3176 0030 464A     		ldr	r2, .L147+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 113


 3177 0032 43F44073 		orr	r3, r3, #768
 3178 0036 1360     		str	r3, [r2]
1709:Core/Src/stm32f103xx_CMSIS.c **** 	//Rx - Input floating
1710:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF3_Msk, 0b1 << GPIO_CRL_CNF3_Pos);
 3179              		.loc 2 1710 2
 3180 0038 444B     		ldr	r3, .L147+4
 3181 003a 1B68     		ldr	r3, [r3]
 3182 003c 23F44043 		bic	r3, r3, #49152
 3183 0040 424A     		ldr	r2, .L147+4
 3184 0042 43F48043 		orr	r3, r3, #16384
 3185 0046 1360     		str	r3, [r2]
1711:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE3_Msk, 0b00 << GPIO_CRL_MODE3_Pos);
 3186              		.loc 2 1711 2
 3187 0048 404B     		ldr	r3, .L147+4
 3188 004a 1B68     		ldr	r3, [r3]
 3189 004c 3F4A     		ldr	r2, .L147+4
 3190 004e 23F44053 		bic	r3, r3, #12288
 3191 0052 1360     		str	r3, [r2]
1712:Core/Src/stm32f103xx_CMSIS.c **** 
1713:Core/Src/stm32f103xx_CMSIS.c **** 	//  USART2
1714:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);
 3192              		.loc 2 1714 2
 3193 0054 3C4B     		ldr	r3, .L147
 3194 0056 DB69     		ldr	r3, [r3, #28]
 3195 0058 3B4A     		ldr	r2, .L147
 3196 005a 43F40033 		orr	r3, r3, #131072
 3197 005e D361     		str	r3, [r2, #28]
1715:Core/Src/stm32f103xx_CMSIS.c **** 
1716:Core/Src/stm32f103xx_CMSIS.c **** 	/* Fractional baud rate generation
1717:Core/Src/stm32f103xx_CMSIS.c **** 	 :
1718:Core/Src/stm32f103xx_CMSIS.c **** 	Tx/Rx baud = fCK/(16*USARTDIV)
1719:Core/Src/stm32f103xx_CMSIS.c **** 	 fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1720:Core/Src/stm32f103xx_CMSIS.c **** 	   fCK = 36000000
1721:Core/Src/stm32f103xx_CMSIS.c **** 	    9600
1722:Core/Src/stm32f103xx_CMSIS.c **** 	9600 = 36000000/(16*USARTDIV)
1723:Core/Src/stm32f103xx_CMSIS.c **** 
1724:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 36000000/9600*16 = 234.375
1725:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     234,   0xEA
1726:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.375*16 = 6,   0x6
1727:Core/Src/stm32f103xx_CMSIS.c **** 
1728:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   9600  
1729:Core/Src/stm32f103xx_CMSIS.c **** 
1730:Core/Src/stm32f103xx_CMSIS.c **** 	     115200: (  
1731:Core/Src/stm32f103xx_CMSIS.c **** 	115200 = 36000000/(16*USARTDIV)
1732:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 36000000/115200*16 = 19.53125
1733:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     19,   0x13
1734:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.53125*16 = 8,   0x8
1735:Core/Src/stm32f103xx_CMSIS.c **** 
1736:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   115200  
1737:Core/Src/stm32f103xx_CMSIS.c **** 
1738:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1739:Core/Src/stm32f103xx_CMSIS.c **** 
1740:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART2->BRR, USART_BRR_DIV_Mantissa_Msk, 0xEA << USART_BRR_DIV_Mantissa_Pos);
 3198              		.loc 2 1740 2
 3199 0060 3B4B     		ldr	r3, .L147+8
 3200 0062 9B68     		ldr	r3, [r3, #8]
 3201 0064 23F47F43 		bic	r3, r3, #65280
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 114


 3202 0068 23F0F003 		bic	r3, r3, #240
 3203 006c 384A     		ldr	r2, .L147+8
 3204 006e 43F46A63 		orr	r3, r3, #3744
 3205 0072 9360     		str	r3, [r2, #8]
1741:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART2->BRR, USART_BRR_DIV_Fraction_Msk, 0x6 << USART_BRR_DIV_Fraction_Pos);
 3206              		.loc 2 1741 2
 3207 0074 364B     		ldr	r3, .L147+8
 3208 0076 9B68     		ldr	r3, [r3, #8]
 3209 0078 23F00F03 		bic	r3, r3, #15
 3210 007c 344A     		ldr	r2, .L147+8
 3211 007e 43F00603 		orr	r3, r3, #6
 3212 0082 9360     		str	r3, [r2, #8]
1742:Core/Src/stm32f103xx_CMSIS.c **** 
1743:Core/Src/stm32f103xx_CMSIS.c **** 	//27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1744:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_UE); //USART enable
 3213              		.loc 2 1744 2
 3214 0084 324B     		ldr	r3, .L147+8
 3215 0086 DB68     		ldr	r3, [r3, #12]
 3216 0088 314A     		ldr	r2, .L147+8
 3217 008a 43F40053 		orr	r3, r3, #8192
 3218 008e D360     		str	r3, [r2, #12]
1745:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_M); //Word lenght 1 Start bit, 8 Data bits, n Stop bit
 3219              		.loc 2 1745 2
 3220 0090 2F4B     		ldr	r3, .L147+8
 3221 0092 DB68     		ldr	r3, [r3, #12]
 3222 0094 2E4A     		ldr	r2, .L147+8
 3223 0096 23F48053 		bic	r3, r3, #4096
 3224 009a D360     		str	r3, [r2, #12]
1746:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_WAKE); //Wake up idle Line
 3225              		.loc 2 1746 2
 3226 009c 2C4B     		ldr	r3, .L147+8
 3227 009e DB68     		ldr	r3, [r3, #12]
 3228 00a0 2B4A     		ldr	r2, .L147+8
 3229 00a2 23F40063 		bic	r3, r3, #2048
 3230 00a6 D360     		str	r3, [r2, #12]
1747:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_PCE); //Partity control disabled
 3231              		.loc 2 1747 2
 3232 00a8 294B     		ldr	r3, .L147+8
 3233 00aa DB68     		ldr	r3, [r3, #12]
 3234 00ac 284A     		ldr	r2, .L147+8
 3235 00ae 23F48063 		bic	r3, r3, #1024
 3236 00b2 D360     		str	r3, [r2, #12]
1748:Core/Src/stm32f103xx_CMSIS.c **** 	// 
1749:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_PEIE); //partity error interrupt disabled
 3237              		.loc 2 1749 2
 3238 00b4 264B     		ldr	r3, .L147+8
 3239 00b6 DB68     		ldr	r3, [r3, #12]
 3240 00b8 254A     		ldr	r2, .L147+8
 3241 00ba 23F48073 		bic	r3, r3, #256
 3242 00be D360     		str	r3, [r2, #12]
1750:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_TXEIE); //TXE interrupt is inhibited
 3243              		.loc 2 1750 2
 3244 00c0 234B     		ldr	r3, .L147+8
 3245 00c2 DB68     		ldr	r3, [r3, #12]
 3246 00c4 224A     		ldr	r2, .L147+8
 3247 00c6 23F08003 		bic	r3, r3, #128
 3248 00ca D360     		str	r3, [r2, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 115


1751:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_TCIE); //Transmission complete interrupt disabled
 3249              		.loc 2 1751 2
 3250 00cc 204B     		ldr	r3, .L147+8
 3251 00ce DB68     		ldr	r3, [r3, #12]
 3252 00d0 1F4A     		ldr	r2, .L147+8
 3253 00d2 23F04003 		bic	r3, r3, #64
 3254 00d6 D360     		str	r3, [r2, #12]
1752:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_RXNEIE); //    
 3255              		.loc 2 1752 2
 3256 00d8 1D4B     		ldr	r3, .L147+8
 3257 00da DB68     		ldr	r3, [r3, #12]
 3258 00dc 1C4A     		ldr	r2, .L147+8
 3259 00de 43F02003 		orr	r3, r3, #32
 3260 00e2 D360     		str	r3, [r2, #12]
1753:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_IDLEIE); //   IDLE 
 3261              		.loc 2 1753 2
 3262 00e4 1A4B     		ldr	r3, .L147+8
 3263 00e6 DB68     		ldr	r3, [r3, #12]
 3264 00e8 194A     		ldr	r2, .L147+8
 3265 00ea 43F01003 		orr	r3, r3, #16
 3266 00ee D360     		str	r3, [r2, #12]
1754:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_TE); //Transmitter is enabled
 3267              		.loc 2 1754 2
 3268 00f0 174B     		ldr	r3, .L147+8
 3269 00f2 DB68     		ldr	r3, [r3, #12]
 3270 00f4 164A     		ldr	r2, .L147+8
 3271 00f6 43F00803 		orr	r3, r3, #8
 3272 00fa D360     		str	r3, [r2, #12]
1755:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_RE); //Receiver is enabled and begins searching for a start bit
 3273              		.loc 2 1755 2
 3274 00fc 144B     		ldr	r3, .L147+8
 3275 00fe DB68     		ldr	r3, [r3, #12]
 3276 0100 134A     		ldr	r2, .L147+8
 3277 0102 43F00403 		orr	r3, r3, #4
 3278 0106 D360     		str	r3, [r2, #12]
1756:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_RWU);
 3279              		.loc 2 1756 2
 3280 0108 114B     		ldr	r3, .L147+8
 3281 010a DB68     		ldr	r3, [r3, #12]
 3282 010c 104A     		ldr	r2, .L147+8
 3283 010e 23F00203 		bic	r3, r3, #2
 3284 0112 D360     		str	r3, [r2, #12]
1757:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_SBK);
 3285              		.loc 2 1757 2
 3286 0114 0E4B     		ldr	r3, .L147+8
 3287 0116 DB68     		ldr	r3, [r3, #12]
 3288 0118 0D4A     		ldr	r2, .L147+8
 3289 011a 23F00103 		bic	r3, r3, #1
 3290 011e D360     		str	r3, [r2, #12]
1758:Core/Src/stm32f103xx_CMSIS.c **** 
1759:Core/Src/stm32f103xx_CMSIS.c **** 	// ,    USART,
1760:Core/Src/stm32f103xx_CMSIS.c **** 	USART2->CR2 = 0;
 3291              		.loc 2 1760 8
 3292 0120 0B4B     		ldr	r3, .L147+8
 3293              		.loc 2 1760 14
 3294 0122 0022     		movs	r2, #0
 3295 0124 1A61     		str	r2, [r3, #16]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 116


1761:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR2, USART_CR2_STOP); //1  .
 3296              		.loc 2 1761 2
 3297 0126 0A4B     		ldr	r3, .L147+8
 3298 0128 1B69     		ldr	r3, [r3, #16]
 3299 012a 094A     		ldr	r2, .L147+8
 3300 012c 23F44053 		bic	r3, r3, #12288
 3301 0130 1361     		str	r3, [r2, #16]
1762:Core/Src/stm32f103xx_CMSIS.c **** 	USART2->CR3 = 0;
 3302              		.loc 2 1762 8
 3303 0132 074B     		ldr	r3, .L147+8
 3304              		.loc 2 1762 14
 3305 0134 0022     		movs	r2, #0
 3306 0136 5A61     		str	r2, [r3, #20]
1763:Core/Src/stm32f103xx_CMSIS.c **** 	USART2->GTPR = 0;
 3307              		.loc 2 1763 8
 3308 0138 054B     		ldr	r3, .L147+8
 3309              		.loc 2 1763 15
 3310 013a 0022     		movs	r2, #0
 3311 013c 9A61     		str	r2, [r3, #24]
1764:Core/Src/stm32f103xx_CMSIS.c **** 
1765:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(USART2_IRQn); //   USART2
 3312              		.loc 2 1765 2
 3313 013e 2620     		movs	r0, #38
 3314 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1766:Core/Src/stm32f103xx_CMSIS.c **** }
 3315              		.loc 2 1766 1
 3316 0144 00BF     		nop
 3317 0146 80BD     		pop	{r7, pc}
 3318              	.L148:
 3319              		.align	2
 3320              	.L147:
 3321 0148 00100240 		.word	1073876992
 3322 014c 00080140 		.word	1073809408
 3323 0150 00440040 		.word	1073759232
 3324              		.cfi_endproc
 3325              	.LFE98:
 3327              		.section	.text.USART1_IRQHandler,"ax",%progbits
 3328              		.align	1
 3329              		.weak	USART1_IRQHandler
 3330              		.syntax unified
 3331              		.thumb
 3332              		.thumb_func
 3334              	USART1_IRQHandler:
 3335              	.LFB99:
1767:Core/Src/stm32f103xx_CMSIS.c **** 
1768:Core/Src/stm32f103xx_CMSIS.c **** /**
1769:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1770:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   USART1
1771:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1772:Core/Src/stm32f103xx_CMSIS.c ****  */
1773:Core/Src/stm32f103xx_CMSIS.c **** 
1774:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART1_IRQHandler(void) {
 3336              		.loc 2 1774 37
 3337              		.cfi_startproc
 3338              		@ args = 0, pretend = 0, frame = 0
 3339              		@ frame_needed = 1, uses_anonymous_args = 0
 3340              		@ link register save eliminated.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 117


 3341 0000 80B4     		push	{r7}
 3342              	.LCFI130:
 3343              		.cfi_def_cfa_offset 4
 3344              		.cfi_offset 7, -4
 3345 0002 00AF     		add	r7, sp, #0
 3346              	.LCFI131:
 3347              		.cfi_def_cfa_register 7
1775:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART1->SR, USART_SR_RXNE)) {
 3348              		.loc 2 1775 6
 3349 0004 134B     		ldr	r3, .L153
 3350 0006 1B68     		ldr	r3, [r3]
 3351 0008 03F02003 		and	r3, r3, #32
 3352              		.loc 2 1775 5
 3353 000c 002B     		cmp	r3, #0
 3354 000e 0ED0     		beq	.L150
1776:Core/Src/stm32f103xx_CMSIS.c **** 		//    USART
1777:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_buffer[husart1.rx_counter] = USART1->DR; //   
 3355              		.loc 2 1777 49
 3356 0010 104B     		ldr	r3, .L153
 3357 0012 5A68     		ldr	r2, [r3, #4]
 3358              		.loc 2 1777 28
 3359 0014 104B     		ldr	r3, .L153+4
 3360 0016 1B8D     		ldrh	r3, [r3, #40]
 3361 0018 1946     		mov	r1, r3
 3362              		.loc 2 1777 41
 3363 001a D2B2     		uxtb	r2, r2
 3364 001c 0E4B     		ldr	r3, .L153+4
 3365 001e 0B44     		add	r3, r3, r1
 3366 0020 1A75     		strb	r2, [r3, #20]
1778:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_counter++; //     1
 3367              		.loc 2 1778 10
 3368 0022 0D4B     		ldr	r3, .L153+4
 3369 0024 1B8D     		ldrh	r3, [r3, #40]
 3370              		.loc 2 1778 21
 3371 0026 0133     		adds	r3, r3, #1
 3372 0028 9AB2     		uxth	r2, r3
 3373 002a 0B4B     		ldr	r3, .L153+4
 3374 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3375              	.L150:
1779:Core/Src/stm32f103xx_CMSIS.c **** 	}
1780:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART1->SR, USART_SR_IDLE)) {
 3376              		.loc 2 1780 6
 3377 002e 094B     		ldr	r3, .L153
 3378 0030 1B68     		ldr	r3, [r3]
 3379 0032 03F01003 		and	r3, r3, #16
 3380              		.loc 2 1780 5
 3381 0036 002B     		cmp	r3, #0
 3382 0038 08D0     		beq	.L152
1781:Core/Src/stm32f103xx_CMSIS.c **** 		//   IDLE
1782:Core/Src/stm32f103xx_CMSIS.c **** 		USART1->DR; //  IDLE
 3383              		.loc 2 1782 9
 3384 003a 064B     		ldr	r3, .L153
 3385 003c 5B68     		ldr	r3, [r3, #4]
1783:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_len = husart1.rx_counter; //,   
 3386              		.loc 2 1783 27
 3387 003e 064B     		ldr	r3, .L153+4
 3388 0040 1A8D     		ldrh	r2, [r3, #40]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 118


 3389              		.loc 2 1783 18
 3390 0042 054B     		ldr	r3, .L153+4
 3391 0044 5A85     		strh	r2, [r3, #42]	@ movhi
1784:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_counter = 0; //   
 3392              		.loc 2 1784 22
 3393 0046 044B     		ldr	r3, .L153+4
 3394 0048 0022     		movs	r2, #0
 3395 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3396              	.L152:
1785:Core/Src/stm32f103xx_CMSIS.c **** 	}
1786:Core/Src/stm32f103xx_CMSIS.c **** }
 3397              		.loc 2 1786 1
 3398 004c 00BF     		nop
 3399 004e BD46     		mov	sp, r7
 3400              	.LCFI132:
 3401              		.cfi_def_cfa_register 13
 3402              		@ sp needed
 3403 0050 80BC     		pop	{r7}
 3404              	.LCFI133:
 3405              		.cfi_restore 7
 3406              		.cfi_def_cfa_offset 0
 3407 0052 7047     		bx	lr
 3408              	.L154:
 3409              		.align	2
 3410              	.L153:
 3411 0054 00380140 		.word	1073821696
 3412 0058 00000000 		.word	husart1
 3413              		.cfi_endproc
 3414              	.LFE99:
 3416              		.section	.text.USART2_IRQHandler,"ax",%progbits
 3417              		.align	1
 3418              		.weak	USART2_IRQHandler
 3419              		.syntax unified
 3420              		.thumb
 3421              		.thumb_func
 3423              	USART2_IRQHandler:
 3424              	.LFB100:
1787:Core/Src/stm32f103xx_CMSIS.c **** 
1788:Core/Src/stm32f103xx_CMSIS.c **** 
1789:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART2_IRQHandler(void) {
 3425              		.loc 2 1789 37
 3426              		.cfi_startproc
 3427              		@ args = 0, pretend = 0, frame = 0
 3428              		@ frame_needed = 1, uses_anonymous_args = 0
 3429              		@ link register save eliminated.
 3430 0000 80B4     		push	{r7}
 3431              	.LCFI134:
 3432              		.cfi_def_cfa_offset 4
 3433              		.cfi_offset 7, -4
 3434 0002 00AF     		add	r7, sp, #0
 3435              	.LCFI135:
 3436              		.cfi_def_cfa_register 7
1790:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART2->SR, USART_SR_RXNE)) {
 3437              		.loc 2 1790 6
 3438 0004 134B     		ldr	r3, .L159
 3439 0006 1B68     		ldr	r3, [r3]
 3440 0008 03F02003 		and	r3, r3, #32
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 119


 3441              		.loc 2 1790 5
 3442 000c 002B     		cmp	r3, #0
 3443 000e 0ED0     		beq	.L156
1791:Core/Src/stm32f103xx_CMSIS.c **** 		//    USART
1792:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_buffer[husart2.rx_counter] = USART2->DR; //   
 3444              		.loc 2 1792 49
 3445 0010 104B     		ldr	r3, .L159
 3446 0012 5A68     		ldr	r2, [r3, #4]
 3447              		.loc 2 1792 28
 3448 0014 104B     		ldr	r3, .L159+4
 3449 0016 1B8D     		ldrh	r3, [r3, #40]
 3450 0018 1946     		mov	r1, r3
 3451              		.loc 2 1792 41
 3452 001a D2B2     		uxtb	r2, r2
 3453 001c 0E4B     		ldr	r3, .L159+4
 3454 001e 0B44     		add	r3, r3, r1
 3455 0020 1A75     		strb	r2, [r3, #20]
1793:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_counter++; //     1
 3456              		.loc 2 1793 10
 3457 0022 0D4B     		ldr	r3, .L159+4
 3458 0024 1B8D     		ldrh	r3, [r3, #40]
 3459              		.loc 2 1793 21
 3460 0026 0133     		adds	r3, r3, #1
 3461 0028 9AB2     		uxth	r2, r3
 3462 002a 0B4B     		ldr	r3, .L159+4
 3463 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3464              	.L156:
1794:Core/Src/stm32f103xx_CMSIS.c **** 	}
1795:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART2->SR, USART_SR_IDLE)) {
 3465              		.loc 2 1795 6
 3466 002e 094B     		ldr	r3, .L159
 3467 0030 1B68     		ldr	r3, [r3]
 3468 0032 03F01003 		and	r3, r3, #16
 3469              		.loc 2 1795 5
 3470 0036 002B     		cmp	r3, #0
 3471 0038 08D0     		beq	.L158
1796:Core/Src/stm32f103xx_CMSIS.c **** 		//   IDLE
1797:Core/Src/stm32f103xx_CMSIS.c **** 		USART2->DR; //  IDLE
 3472              		.loc 2 1797 9
 3473 003a 064B     		ldr	r3, .L159
 3474 003c 5B68     		ldr	r3, [r3, #4]
1798:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_len = husart2.rx_counter; //,   
 3475              		.loc 2 1798 27
 3476 003e 064B     		ldr	r3, .L159+4
 3477 0040 1A8D     		ldrh	r2, [r3, #40]
 3478              		.loc 2 1798 18
 3479 0042 054B     		ldr	r3, .L159+4
 3480 0044 5A85     		strh	r2, [r3, #42]	@ movhi
1799:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_counter = 0; //   
 3481              		.loc 2 1799 22
 3482 0046 044B     		ldr	r3, .L159+4
 3483 0048 0022     		movs	r2, #0
 3484 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3485              	.L158:
1800:Core/Src/stm32f103xx_CMSIS.c **** 	}
1801:Core/Src/stm32f103xx_CMSIS.c **** }
 3486              		.loc 2 1801 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 120


 3487 004c 00BF     		nop
 3488 004e BD46     		mov	sp, r7
 3489              	.LCFI136:
 3490              		.cfi_def_cfa_register 13
 3491              		@ sp needed
 3492 0050 80BC     		pop	{r7}
 3493              	.LCFI137:
 3494              		.cfi_restore 7
 3495              		.cfi_def_cfa_offset 0
 3496 0052 7047     		bx	lr
 3497              	.L160:
 3498              		.align	2
 3499              	.L159:
 3500 0054 00440040 		.word	1073759232
 3501 0058 00000000 		.word	husart2
 3502              		.cfi_endproc
 3503              	.LFE100:
 3505              		.section	.text.CMSIS_USART_Transmit,"ax",%progbits
 3506              		.align	1
 3507              		.global	CMSIS_USART_Transmit
 3508              		.syntax unified
 3509              		.thumb
 3510              		.thumb_func
 3512              	CMSIS_USART_Transmit:
 3513              	.LFB101:
1802:Core/Src/stm32f103xx_CMSIS.c **** 
1803:Core/Src/stm32f103xx_CMSIS.c **** 
1804:Core/Src/stm32f103xx_CMSIS.c **** /**
1805:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1806:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     USART
1807:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *USART - USART,     
1808:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
1809:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -    
1810:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1811:Core/Src/stm32f103xx_CMSIS.c ****  */
1812:Core/Src/stm32f103xx_CMSIS.c **** 
1813:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_USART_Transmit(USART_TypeDef *USART, uint8_t *data, uint16_t Size, uint32_t Timeout_ms) 
 3514              		.loc 2 1813 100
 3515              		.cfi_startproc
 3516              		@ args = 0, pretend = 0, frame = 24
 3517              		@ frame_needed = 1, uses_anonymous_args = 0
 3518              		@ link register save eliminated.
 3519 0000 80B4     		push	{r7}
 3520              	.LCFI138:
 3521              		.cfi_def_cfa_offset 4
 3522              		.cfi_offset 7, -4
 3523 0002 87B0     		sub	sp, sp, #28
 3524              	.LCFI139:
 3525              		.cfi_def_cfa_offset 32
 3526 0004 00AF     		add	r7, sp, #0
 3527              	.LCFI140:
 3528              		.cfi_def_cfa_register 7
 3529 0006 F860     		str	r0, [r7, #12]
 3530 0008 B960     		str	r1, [r7, #8]
 3531 000a 3B60     		str	r3, [r7]
 3532 000c 1346     		mov	r3, r2	@ movhi
 3533 000e FB80     		strh	r3, [r7, #6]	@ movhi
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 121


 3534              	.LBB2:
1814:Core/Src/stm32f103xx_CMSIS.c **** 	for (uint16_t i = 0; i < Size; i++) {
 3535              		.loc 2 1814 16
 3536 0010 0023     		movs	r3, #0
 3537 0012 FB82     		strh	r3, [r7, #22]	@ movhi
 3538              		.loc 2 1814 2
 3539 0014 19E0     		b	.L162
 3540              	.L166:
1815:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 3541              		.loc 2 1815 22
 3542 0016 1A4A     		ldr	r2, .L169
 3543 0018 3B68     		ldr	r3, [r7]
 3544 001a 1360     		str	r3, [r2]
1816:Core/Src/stm32f103xx_CMSIS.c **** 		//,    
1817:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(USART->SR, USART_SR_TXE) == 0) {
 3545              		.loc 2 1817 9
 3546 001c 05E0     		b	.L163
 3547              	.L165:
1818:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 3548              		.loc 2 1818 8
 3549 001e 184B     		ldr	r3, .L169
 3550 0020 1B68     		ldr	r3, [r3]
 3551              		.loc 2 1818 7
 3552 0022 002B     		cmp	r3, #0
 3553 0024 01D1     		bne	.L163
1819:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 3554              		.loc 2 1819 12
 3555 0026 0023     		movs	r3, #0
 3556 0028 24E0     		b	.L164
 3557              	.L163:
1817:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 3558              		.loc 2 1817 10
 3559 002a FB68     		ldr	r3, [r7, #12]
 3560 002c 1B68     		ldr	r3, [r3]
 3561 002e 03F08003 		and	r3, r3, #128
1817:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 3562              		.loc 2 1817 9
 3563 0032 002B     		cmp	r3, #0
 3564 0034 F3D0     		beq	.L165
1820:Core/Src/stm32f103xx_CMSIS.c **** 			}
1821:Core/Src/stm32f103xx_CMSIS.c **** 		}
1822:Core/Src/stm32f103xx_CMSIS.c **** 		USART->DR = *data++; //   
 3565              		.loc 2 1822 20 discriminator 2
 3566 0036 BB68     		ldr	r3, [r7, #8]
 3567 0038 5A1C     		adds	r2, r3, #1
 3568 003a BA60     		str	r2, [r7, #8]
 3569              		.loc 2 1822 15 discriminator 2
 3570 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3571 003e 1A46     		mov	r2, r3
 3572              		.loc 2 1822 13 discriminator 2
 3573 0040 FB68     		ldr	r3, [r7, #12]
 3574 0042 5A60     		str	r2, [r3, #4]
1814:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 3575              		.loc 2 1814 34 discriminator 2
 3576 0044 FB8A     		ldrh	r3, [r7, #22]
 3577 0046 0133     		adds	r3, r3, #1
 3578 0048 FB82     		strh	r3, [r7, #22]	@ movhi
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 122


 3579              	.L162:
1814:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 3580              		.loc 2 1814 2 discriminator 1
 3581 004a FA8A     		ldrh	r2, [r7, #22]
 3582 004c FB88     		ldrh	r3, [r7, #6]
 3583 004e 9A42     		cmp	r2, r3
 3584 0050 E1D3     		bcc	.L166
 3585              	.LBE2:
1823:Core/Src/stm32f103xx_CMSIS.c **** 	}
1824:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 3586              		.loc 2 1824 21
 3587 0052 0B4A     		ldr	r2, .L169
 3588 0054 3B68     		ldr	r3, [r7]
 3589 0056 1360     		str	r3, [r2]
1825:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(USART->SR, USART_SR_TC) == 0) { //  
 3590              		.loc 2 1825 8
 3591 0058 05E0     		b	.L167
 3592              	.L168:
1826:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 3593              		.loc 2 1826 7
 3594 005a 094B     		ldr	r3, .L169
 3595 005c 1B68     		ldr	r3, [r3]
 3596              		.loc 2 1826 6
 3597 005e 002B     		cmp	r3, #0
 3598 0060 01D1     		bne	.L167
1827:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 3599              		.loc 2 1827 11
 3600 0062 0023     		movs	r3, #0
 3601 0064 06E0     		b	.L164
 3602              	.L167:
1825:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(USART->SR, USART_SR_TC) == 0) { //  
 3603              		.loc 2 1825 9
 3604 0066 FB68     		ldr	r3, [r7, #12]
 3605 0068 1B68     		ldr	r3, [r3]
 3606 006a 03F04003 		and	r3, r3, #64
1825:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(USART->SR, USART_SR_TC) == 0) { //  
 3607              		.loc 2 1825 8
 3608 006e 002B     		cmp	r3, #0
 3609 0070 F3D0     		beq	.L168
1828:Core/Src/stm32f103xx_CMSIS.c **** 		}
1829:Core/Src/stm32f103xx_CMSIS.c **** 	};
1830:Core/Src/stm32f103xx_CMSIS.c **** 	return true;
 3610              		.loc 2 1830 9
 3611 0072 0123     		movs	r3, #1
 3612              	.L164:
1831:Core/Src/stm32f103xx_CMSIS.c **** }
 3613              		.loc 2 1831 1
 3614 0074 1846     		mov	r0, r3
 3615 0076 1C37     		adds	r7, r7, #28
 3616              	.LCFI141:
 3617              		.cfi_def_cfa_offset 4
 3618 0078 BD46     		mov	sp, r7
 3619              	.LCFI142:
 3620              		.cfi_def_cfa_register 13
 3621              		@ sp needed
 3622 007a 80BC     		pop	{r7}
 3623              	.LCFI143:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 123


 3624              		.cfi_restore 7
 3625              		.cfi_def_cfa_offset 0
 3626 007c 7047     		bx	lr
 3627              	.L170:
 3628 007e 00BF     		.align	2
 3629              	.L169:
 3630 0080 00000000 		.word	Timeout_counter_ms
 3631              		.cfi_endproc
 3632              	.LFE101:
 3634              		.section	.text.CMSIS_I2C_Reset,"ax",%progbits
 3635              		.align	1
 3636              		.global	CMSIS_I2C_Reset
 3637              		.syntax unified
 3638              		.thumb
 3639              		.thumb_func
 3641              	CMSIS_I2C_Reset:
 3642              	.LFB102:
1832:Core/Src/stm32f103xx_CMSIS.c **** 
1833:Core/Src/stm32f103xx_CMSIS.c **** 
1834:Core/Src/stm32f103xx_CMSIS.c **** 
1835:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  I2C ========================================
1836:Core/Src/stm32f103xx_CMSIS.c **** 
1837:Core/Src/stm32f103xx_CMSIS.c **** /**
1838:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1839:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Inter-integrated circuit (I2C) interface
1840:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .26 Inter-integrated circuit (I2C) interface (. 752)
1841:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1842:Core/Src/stm32f103xx_CMSIS.c **** */
1843:Core/Src/stm32f103xx_CMSIS.c **** 
1844:Core/Src/stm32f103xx_CMSIS.c **** /* */
1845:Core/Src/stm32f103xx_CMSIS.c **** /*
1846:Core/Src/stm32f103xx_CMSIS.c ****  *     ,   
1847:Core/Src/stm32f103xx_CMSIS.c ****  *    .   
1848:Core/Src/stm32f103xx_CMSIS.c ****  *     (SDA)   
1849:Core/Src/stm32f103xx_CMSIS.c ****  *        100 
1850:Core/Src/stm32f103xx_CMSIS.c ****  */
1851:Core/Src/stm32f103xx_CMSIS.c **** 
1852:Core/Src/stm32f103xx_CMSIS.c ****  /* */
1853:Core/Src/stm32f103xx_CMSIS.c ****  /*
1854:Core/Src/stm32f103xx_CMSIS.c ****          :
1855:Core/Src/stm32f103xx_CMSIS.c **** 	- Slave transmitter
1856:Core/Src/stm32f103xx_CMSIS.c **** 	- Slave receiver
1857:Core/Src/stm32f103xx_CMSIS.c **** 	- Master transmitter
1858:Core/Src/stm32f103xx_CMSIS.c **** 	- Master receiver
1859:Core/Src/stm32f103xx_CMSIS.c **** 
1860:Core/Src/stm32f103xx_CMSIS.c ****  -    slave .  
1861:Core/Src/stm32f103xx_CMSIS.c ****  master  ,     START,   master 
1862:Core/Src/stm32f103xx_CMSIS.c ****     STOP,   
1863:Core/Src/stm32f103xx_CMSIS.c ****  */
1864:Core/Src/stm32f103xx_CMSIS.c **** 
1865:Core/Src/stm32f103xx_CMSIS.c **** 
1866:Core/Src/stm32f103xx_CMSIS.c ****  /* */
1867:Core/Src/stm32f103xx_CMSIS.c ****  /*
1868:Core/Src/stm32f103xx_CMSIS.c ****   *   Master  I2C   
1869:Core/Src/stm32f103xx_CMSIS.c ****   * A     
1870:Core/Src/stm32f103xx_CMSIS.c ****   *        
1871:Core/Src/stm32f103xx_CMSIS.c ****   *   Slave     
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 124


1872:Core/Src/stm32f103xx_CMSIS.c ****   *   .    
1873:Core/Src/stm32f103xx_CMSIS.c ****   *       8- , MSB 
1874:Core/Src/stm32f103xx_CMSIS.c ****   *  ()   (  7- ,
1875:Core/Src/stm32f103xx_CMSIS.c ****   *       
1876:Core/Src/stm32f103xx_CMSIS.c ****   *  8     9-  
1877:Core/Src/stm32f103xx_CMSIS.c ****  */
1878:Core/Src/stm32f103xx_CMSIS.c **** 
1879:Core/Src/stm32f103xx_CMSIS.c ****  /*(. ReferenceManual . 772)*/
1880:Core/Src/stm32f103xx_CMSIS.c **** 
1881:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C_Reset(void) {
 3643              		.loc 2 1881 28
 3644              		.cfi_startproc
 3645              		@ args = 0, pretend = 0, frame = 0
 3646              		@ frame_needed = 1, uses_anonymous_args = 0
 3647              		@ link register save eliminated.
 3648 0000 80B4     		push	{r7}
 3649              	.LCFI144:
 3650              		.cfi_def_cfa_offset 4
 3651              		.cfi_offset 7, -4
 3652 0002 00AF     		add	r7, sp, #0
 3653              	.LCFI145:
 3654              		.cfi_def_cfa_register 7
1882:Core/Src/stm32f103xx_CMSIS.c **** 	//  I2C
1883:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1884:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C1->CR1, I2C_CR1_SWRST); //: I2C Peripheral not under reset
 3655              		.loc 2 1884 2
 3656 0004 0F4B     		ldr	r3, .L174
 3657 0006 1B68     		ldr	r3, [r3]
 3658 0008 0E4A     		ldr	r2, .L174
 3659 000a 43F40043 		orr	r3, r3, #32768
 3660 000e 1360     		str	r3, [r2]
1885:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C1->CR1, I2C_CR1_SWRST) == 0) ;
 3661              		.loc 2 1885 8
 3662 0010 00BF     		nop
 3663              	.L172:
 3664              		.loc 2 1885 9 discriminator 1
 3665 0012 0C4B     		ldr	r3, .L174
 3666 0014 1B68     		ldr	r3, [r3]
 3667 0016 03F40043 		and	r3, r3, #32768
 3668              		.loc 2 1885 8 discriminator 1
 3669 001a 002B     		cmp	r3, #0
 3670 001c F9D0     		beq	.L172
1886:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_SWRST); //: I2C Peripheral not under reset
 3671              		.loc 2 1886 2
 3672 001e 094B     		ldr	r3, .L174
 3673 0020 1B68     		ldr	r3, [r3]
 3674 0022 084A     		ldr	r2, .L174
 3675 0024 23F40043 		bic	r3, r3, #32768
 3676 0028 1360     		str	r3, [r2]
1887:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C1->CR1, I2C_CR1_SWRST)) ;
 3677              		.loc 2 1887 8
 3678 002a 00BF     		nop
 3679              	.L173:
 3680              		.loc 2 1887 9 discriminator 1
 3681 002c 054B     		ldr	r3, .L174
 3682 002e 1B68     		ldr	r3, [r3]
 3683 0030 03F40043 		and	r3, r3, #32768
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 125


 3684              		.loc 2 1887 8 discriminator 1
 3685 0034 002B     		cmp	r3, #0
 3686 0036 F9D1     		bne	.L173
1888:Core/Src/stm32f103xx_CMSIS.c **** 	/* :      
1889:Core/Src/stm32f103xx_CMSIS.c **** 	 *      
1890:Core/Src/stm32f103xx_CMSIS.c **** 	 * ,   BUSY    
1891:Core/Src/stm32f103xx_CMSIS.c **** 	 *  SWRST       
1892:Core/Src/stm32f103xx_CMSIS.c **** }
 3687              		.loc 2 1892 1
 3688 0038 00BF     		nop
 3689 003a 00BF     		nop
 3690 003c BD46     		mov	sp, r7
 3691              	.LCFI146:
 3692              		.cfi_def_cfa_register 13
 3693              		@ sp needed
 3694 003e 80BC     		pop	{r7}
 3695              	.LCFI147:
 3696              		.cfi_restore 7
 3697              		.cfi_def_cfa_offset 0
 3698 0040 7047     		bx	lr
 3699              	.L175:
 3700 0042 00BF     		.align	2
 3701              	.L174:
 3702 0044 00540040 		.word	1073763328
 3703              		.cfi_endproc
 3704              	.LFE102:
 3706              		.section	.text.CMSIS_I2C1_Init,"ax",%progbits
 3707              		.align	1
 3708              		.global	CMSIS_I2C1_Init
 3709              		.syntax unified
 3710              		.thumb
 3711              		.thumb_func
 3713              	CMSIS_I2C1_Init:
 3714              	.LFB103:
1893:Core/Src/stm32f103xx_CMSIS.c **** 
1894:Core/Src/stm32f103xx_CMSIS.c **** /**
1895:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1896:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    I2C1. Sm.
1897:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1898:Core/Src/stm32f103xx_CMSIS.c ****  */
1899:Core/Src/stm32f103xx_CMSIS.c **** 
1900:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C1_Init(void) {
 3715              		.loc 2 1900 28
 3716              		.cfi_startproc
 3717              		@ args = 0, pretend = 0, frame = 0
 3718              		@ frame_needed = 1, uses_anonymous_args = 0
 3719 0000 80B5     		push	{r7, lr}
 3720              	.LCFI148:
 3721              		.cfi_def_cfa_offset 8
 3722              		.cfi_offset 7, -8
 3723              		.cfi_offset 14, -4
 3724 0002 00AF     		add	r7, sp, #0
 3725              	.LCFI149:
 3726              		.cfi_def_cfa_register 7
1901:Core/Src/stm32f103xx_CMSIS.c **** 	// 
1902:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); //   B
 3727              		.loc 2 1902 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 126


 3728 0004 624B     		ldr	r3, .L177
 3729 0006 9B69     		ldr	r3, [r3, #24]
 3730 0008 614A     		ldr	r2, .L177
 3731 000a 43F00803 		orr	r3, r3, #8
 3732 000e 9361     		str	r3, [r2, #24]
1903:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 3733              		.loc 2 1903 2
 3734 0010 5F4B     		ldr	r3, .L177
 3735 0012 9B69     		ldr	r3, [r3, #24]
 3736 0014 5E4A     		ldr	r2, .L177
 3737 0016 43F00103 		orr	r3, r3, #1
 3738 001a 9361     		str	r3, [r2, #24]
1904:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); //  I2C1
 3739              		.loc 2 1904 2
 3740 001c 5C4B     		ldr	r3, .L177
 3741 001e DB69     		ldr	r3, [r3, #28]
 3742 0020 5B4A     		ldr	r2, .L177
 3743 0022 43F40013 		orr	r3, r3, #2097152
 3744 0026 D361     		str	r3, [r2, #28]
1905:Core/Src/stm32f103xx_CMSIS.c **** 
1906:Core/Src/stm32f103xx_CMSIS.c **** 	//  SDA  SCL
1907:Core/Src/stm32f103xx_CMSIS.c **** 	//PB7 SDA (I2C Data I/O) Alternate function open drain
1908:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF7_Msk, 0b11 << GPIO_CRL_CNF7_Pos); //Alternate function open dr
 3745              		.loc 2 1908 2
 3746 0028 5A4B     		ldr	r3, .L177+4
 3747 002a 1B68     		ldr	r3, [r3]
 3748 002c 594A     		ldr	r2, .L177+4
 3749 002e 43F04043 		orr	r3, r3, #-1073741824
 3750 0032 1360     		str	r3, [r2]
1909:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos); //Maximum output speed 50 
 3751              		.loc 2 1909 2
 3752 0034 574B     		ldr	r3, .L177+4
 3753 0036 1B68     		ldr	r3, [r3]
 3754 0038 564A     		ldr	r2, .L177+4
 3755 003a 43F04053 		orr	r3, r3, #805306368
 3756 003e 1360     		str	r3, [r2]
1910:Core/Src/stm32f103xx_CMSIS.c **** 	//PB6 SCL (I2C clock) Alternate function open drain
1911:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF6_Msk, 0b11 << GPIO_CRL_CNF6_Pos); //Alternate function open dr
 3757              		.loc 2 1911 2
 3758 0040 544B     		ldr	r3, .L177+4
 3759 0042 1B68     		ldr	r3, [r3]
 3760 0044 534A     		ldr	r2, .L177+4
 3761 0046 43F04063 		orr	r3, r3, #201326592
 3762 004a 1360     		str	r3, [r2]
1912:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos); //Maximum output speed 50 
 3763              		.loc 2 1912 2
 3764 004c 514B     		ldr	r3, .L177+4
 3765 004e 1B68     		ldr	r3, [r3]
 3766 0050 504A     		ldr	r2, .L177+4
 3767 0052 43F04073 		orr	r3, r3, #50331648
 3768 0056 1360     		str	r3, [r2]
1913:Core/Src/stm32f103xx_CMSIS.c **** 
1914:Core/Src/stm32f103xx_CMSIS.c **** 	//26.6 I2C registers( . Reference Manual . 772)
1915:Core/Src/stm32f103xx_CMSIS.c **** 
1916:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1917:Core/Src/stm32f103xx_CMSIS.c **** 	CMSIS_I2C_Reset();
 3769              		.loc 2 1917 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 127


 3770 0058 FFF7FEFF 		bl	CMSIS_I2C_Reset
1918:Core/Src/stm32f103xx_CMSIS.c **** 
1919:Core/Src/stm32f103xx_CMSIS.c **** 	/*     .      
1920:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ALERT); //Releases SMBA pin high.Alert Response Address Header follow
 3771              		.loc 2 1920 2
 3772 005c 4E4B     		ldr	r3, .L177+8
 3773 005e 1B68     		ldr	r3, [r3]
 3774 0060 4D4A     		ldr	r2, .L177+8
 3775 0062 23F40053 		bic	r3, r3, #8192
 3776 0066 1360     		str	r3, [r2]
1921:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_PEC); //No PEC transfer
 3777              		.loc 2 1921 2
 3778 0068 4B4B     		ldr	r3, .L177+8
 3779 006a 1B68     		ldr	r3, [r3]
 3780 006c 4A4A     		ldr	r2, .L177+8
 3781 006e 23F48053 		bic	r3, r3, #4096
 3782 0072 1360     		str	r3, [r2]
1922:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_POS); //ACK bit controls the (N)ACK of the current byte being receive
 3783              		.loc 2 1922 2
 3784 0074 484B     		ldr	r3, .L177+8
 3785 0076 1B68     		ldr	r3, [r3]
 3786 0078 474A     		ldr	r2, .L177+8
 3787 007a 23F40063 		bic	r3, r3, #2048
 3788 007e 1360     		str	r3, [r2]
1923:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ACK); //No acknowledge returned
 3789              		.loc 2 1923 2
 3790 0080 454B     		ldr	r3, .L177+8
 3791 0082 1B68     		ldr	r3, [r3]
 3792 0084 444A     		ldr	r2, .L177+8
 3793 0086 23F48063 		bic	r3, r3, #1024
 3794 008a 1360     		str	r3, [r2]
1924:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_STOP); //No Stop generation
 3795              		.loc 2 1924 2
 3796 008c 424B     		ldr	r3, .L177+8
 3797 008e 1B68     		ldr	r3, [r3]
 3798 0090 414A     		ldr	r2, .L177+8
 3799 0092 23F40073 		bic	r3, r3, #512
 3800 0096 1360     		str	r3, [r2]
1925:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_START); //No Start generation
 3801              		.loc 2 1925 2
 3802 0098 3F4B     		ldr	r3, .L177+8
 3803 009a 1B68     		ldr	r3, [r3]
 3804 009c 3E4A     		ldr	r2, .L177+8
 3805 009e 23F48073 		bic	r3, r3, #256
 3806 00a2 1360     		str	r3, [r2]
1926:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_NOSTRETCH); //Clock stretching enabled
 3807              		.loc 2 1926 2
 3808 00a4 3C4B     		ldr	r3, .L177+8
 3809 00a6 1B68     		ldr	r3, [r3]
 3810 00a8 3B4A     		ldr	r2, .L177+8
 3811 00aa 23F08003 		bic	r3, r3, #128
 3812 00ae 1360     		str	r3, [r2]
1927:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ENGC); //General call disabled. Address 00h is NACKed.
 3813              		.loc 2 1927 2
 3814 00b0 394B     		ldr	r3, .L177+8
 3815 00b2 1B68     		ldr	r3, [r3]
 3816 00b4 384A     		ldr	r2, .L177+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 128


 3817 00b6 23F04003 		bic	r3, r3, #64
 3818 00ba 1360     		str	r3, [r2]
1928:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ENPEC); //PEC calculation disabled
 3819              		.loc 2 1928 2
 3820 00bc 364B     		ldr	r3, .L177+8
 3821 00be 1B68     		ldr	r3, [r3]
 3822 00c0 354A     		ldr	r2, .L177+8
 3823 00c2 23F02003 		bic	r3, r3, #32
 3824 00c6 1360     		str	r3, [r2]
1929:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ENARP); //ARP disable
 3825              		.loc 2 1929 2
 3826 00c8 334B     		ldr	r3, .L177+8
 3827 00ca 1B68     		ldr	r3, [r3]
 3828 00cc 324A     		ldr	r2, .L177+8
 3829 00ce 23F01003 		bic	r3, r3, #16
 3830 00d2 1360     		str	r3, [r2]
1930:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_SMBTYPE); //SMBus Device
 3831              		.loc 2 1930 2
 3832 00d4 304B     		ldr	r3, .L177+8
 3833 00d6 1B68     		ldr	r3, [r3]
 3834 00d8 2F4A     		ldr	r2, .L177+8
 3835 00da 23F00803 		bic	r3, r3, #8
 3836 00de 1360     		str	r3, [r2]
1931:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_SMBUS); //I2C mode
 3837              		.loc 2 1931 2
 3838 00e0 2D4B     		ldr	r3, .L177+8
 3839 00e2 1B68     		ldr	r3, [r3]
 3840 00e4 2C4A     		ldr	r2, .L177+8
 3841 00e6 23F00203 		bic	r3, r3, #2
 3842 00ea 1360     		str	r3, [r2]
1932:Core/Src/stm32f103xx_CMSIS.c **** 
1933:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.2 I2C Control register 2(I2C_CR2)(.774)
1934:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_LAST); //Next DMA EOT is not the last transfer
 3843              		.loc 2 1934 2
 3844 00ec 2A4B     		ldr	r3, .L177+8
 3845 00ee 5B68     		ldr	r3, [r3, #4]
 3846 00f0 294A     		ldr	r2, .L177+8
 3847 00f2 23F48053 		bic	r3, r3, #4096
 3848 00f6 5360     		str	r3, [r2, #4]
1935:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_DMAEN); //DMA requests disabled
 3849              		.loc 2 1935 2
 3850 00f8 274B     		ldr	r3, .L177+8
 3851 00fa 5B68     		ldr	r3, [r3, #4]
 3852 00fc 264A     		ldr	r2, .L177+8
 3853 00fe 23F40063 		bic	r3, r3, #2048
 3854 0102 5360     		str	r3, [r2, #4]
1936:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_ITBUFEN); //TxE = 1 or RxNE = 1 does not generate any interrupt.
 3855              		.loc 2 1936 2
 3856 0104 244B     		ldr	r3, .L177+8
 3857 0106 5B68     		ldr	r3, [r3, #4]
 3858 0108 234A     		ldr	r2, .L177+8
 3859 010a 23F48063 		bic	r3, r3, #1024
 3860 010e 5360     		str	r3, [r2, #4]
1937:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_ITEVTEN); //Event interrupt disabled
 3861              		.loc 2 1937 2
 3862 0110 214B     		ldr	r3, .L177+8
 3863 0112 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 129


 3864 0114 204A     		ldr	r2, .L177+8
 3865 0116 23F40073 		bic	r3, r3, #512
 3866 011a 5360     		str	r3, [r2, #4]
1938:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_ITERREN); //Error interrupt disabled
 3867              		.loc 2 1938 2
 3868 011c 1E4B     		ldr	r3, .L177+8
 3869 011e 5B68     		ldr	r3, [r3, #4]
 3870 0120 1D4A     		ldr	r2, .L177+8
 3871 0122 23F48073 		bic	r3, r3, #256
 3872 0126 5360     		str	r3, [r2, #4]
1939:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(I2C1->CR2, I2C_CR2_FREQ_Msk, 36 << I2C_CR2_FREQ_Pos); //f PCLK1 = 36 
 3873              		.loc 2 1939 2
 3874 0128 1B4B     		ldr	r3, .L177+8
 3875 012a 5B68     		ldr	r3, [r3, #4]
 3876 012c 23F03F03 		bic	r3, r3, #63
 3877 0130 194A     		ldr	r2, .L177+8
 3878 0132 43F02403 		orr	r3, r3, #36
 3879 0136 5360     		str	r3, [r2, #4]
1940:Core/Src/stm32f103xx_CMSIS.c **** 
1941:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.3 I2C Own address register 1(I2C_OAR1)(.776)
1942:Core/Src/stm32f103xx_CMSIS.c **** 	I2C1->OAR1 = 0;
 3880              		.loc 2 1942 6
 3881 0138 174B     		ldr	r3, .L177+8
 3882              		.loc 2 1942 13
 3883 013a 0022     		movs	r2, #0
 3884 013c 9A60     		str	r2, [r3, #8]
1943:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.4 I2C Own address register 1(I2C_OAR2)(.776)
1944:Core/Src/stm32f103xx_CMSIS.c **** 	I2C1->OAR2 = 0;
 3885              		.loc 2 1944 6
 3886 013e 164B     		ldr	r3, .L177+8
 3887              		.loc 2 1944 13
 3888 0140 0022     		movs	r2, #0
 3889 0142 DA60     		str	r2, [r3, #12]
1945:Core/Src/stm32f103xx_CMSIS.c **** 
1946:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.8 I2C Clock control register (I2C_CCR)(.781)
1947:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CCR, I2C_CCR_FS); //Standard mode I2C
 3890              		.loc 2 1947 2
 3891 0144 144B     		ldr	r3, .L177+8
 3892 0146 DB69     		ldr	r3, [r3, #28]
 3893 0148 134A     		ldr	r2, .L177+8
 3894 014a 23F40043 		bic	r3, r3, #32768
 3895 014e D361     		str	r3, [r2, #28]
1948:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(I2C1->CCR, I2C_CCR_FS); //Fast mode I2C
1949:Core/Src/stm32f103xx_CMSIS.c **** 
1950:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CCR, I2C_CCR_DUTY); //Fm mode tlow/thigh = 2
 3896              		.loc 2 1950 2
 3897 0150 114B     		ldr	r3, .L177+8
 3898 0152 DB69     		ldr	r3, [r3, #28]
 3899 0154 104A     		ldr	r2, .L177+8
 3900 0156 23F48043 		bic	r3, r3, #16384
 3901 015a D361     		str	r3, [r2, #28]
1951:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(I2C1->CCR, I2C_CCR_DUTY); //Fm mode tlow/thigh = 16/9 (see CCR)
1952:Core/Src/stm32f103xx_CMSIS.c **** 
1953:Core/Src/stm32f103xx_CMSIS.c **** 	// CCR.   
1954:Core/Src/stm32f103xx_CMSIS.c **** 	//MODIFY_REG(I2C1->CCR, I2C_CCR_CCR_Msk, 180 << I2C_CCR_CCR_Pos); // Sm mode
1955:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(I2C1->CCR, I2C_CCR_CCR_Msk, 30 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 0.
 3902              		.loc 2 1955 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 130


 3903 015c 0E4B     		ldr	r3, .L177+8
 3904 015e DB69     		ldr	r3, [r3, #28]
 3905 0160 23F47F63 		bic	r3, r3, #4080
 3906 0164 23F00F03 		bic	r3, r3, #15
 3907 0168 0B4A     		ldr	r2, .L177+8
 3908 016a 43F01E03 		orr	r3, r3, #30
 3909 016e D361     		str	r3, [r2, #28]
1956:Core/Src/stm32f103xx_CMSIS.c **** 	//MODIFY_REG(I2C1->CCR, I2C_CCR_CCR_Msk, 4 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 1.
1957:Core/Src/stm32f103xx_CMSIS.c **** 
1958:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.9 I2C TRISE register (I2C_TRISE)(. 782)
1959:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(I2C1->TRISE, I2C_TRISE_TRISE_Msk, 37 << I2C_TRISE_TRISE_Pos); // Sm mode
 3910              		.loc 2 1959 2
 3911 0170 094B     		ldr	r3, .L177+8
 3912 0172 1B6A     		ldr	r3, [r3, #32]
 3913 0174 23F03F03 		bic	r3, r3, #63
 3914 0178 074A     		ldr	r2, .L177+8
 3915 017a 43F02503 		orr	r3, r3, #37
 3916 017e 1362     		str	r3, [r2, #32]
1960:Core/Src/stm32f103xx_CMSIS.c **** 	//MODIFY_REG(I2C1->TRISE, I2C_TRISE_TRISE_Msk, 12 << I2C_TRISE_TRISE_Pos); // Fm mode
1961:Core/Src/stm32f103xx_CMSIS.c **** 
1962:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C1->CR1, I2C_CR1_PE); //I2C1 enable
 3917              		.loc 2 1962 2
 3918 0180 054B     		ldr	r3, .L177+8
 3919 0182 1B68     		ldr	r3, [r3]
 3920 0184 044A     		ldr	r2, .L177+8
 3921 0186 43F00103 		orr	r3, r3, #1
 3922 018a 1360     		str	r3, [r2]
1963:Core/Src/stm32f103xx_CMSIS.c **** }
 3923              		.loc 2 1963 1
 3924 018c 00BF     		nop
 3925 018e 80BD     		pop	{r7, pc}
 3926              	.L178:
 3927              		.align	2
 3928              	.L177:
 3929 0190 00100240 		.word	1073876992
 3930 0194 000C0140 		.word	1073810432
 3931 0198 00540040 		.word	1073763328
 3932              		.cfi_endproc
 3933              	.LFE103:
 3935              		.section	.text.CMSIS_I2C_Adress_Device_Scan,"ax",%progbits
 3936              		.align	1
 3937              		.global	CMSIS_I2C_Adress_Device_Scan
 3938              		.syntax unified
 3939              		.thumb
 3940              		.thumb_func
 3942              	CMSIS_I2C_Adress_Device_Scan:
 3943              	.LFB104:
1964:Core/Src/stm32f103xx_CMSIS.c **** 
1965:Core/Src/stm32f103xx_CMSIS.c **** 
1966:Core/Src/stm32f103xx_CMSIS.c **** /**
1967:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1968:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      7-
1969:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
1970:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
1971:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    true -    
1972:Core/Src/stm32f103xx_CMSIS.c ****  *           false -       
1973:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 131


1974:Core/Src/stm32f103xx_CMSIS.c ****  */
1975:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Adress_Device_Scan(I2C_TypeDef* I2C, uint8_t Adress_Device, uint32_t Timeout_ms) {
 3944              		.loc 2 1975 97
 3945              		.cfi_startproc
 3946              		@ args = 0, pretend = 0, frame = 16
 3947              		@ frame_needed = 1, uses_anonymous_args = 0
 3948 0000 80B5     		push	{r7, lr}
 3949              	.LCFI150:
 3950              		.cfi_def_cfa_offset 8
 3951              		.cfi_offset 7, -8
 3952              		.cfi_offset 14, -4
 3953 0002 84B0     		sub	sp, sp, #16
 3954              	.LCFI151:
 3955              		.cfi_def_cfa_offset 24
 3956 0004 00AF     		add	r7, sp, #0
 3957              	.LCFI152:
 3958              		.cfi_def_cfa_register 7
 3959 0006 F860     		str	r0, [r7, #12]
 3960 0008 0B46     		mov	r3, r1
 3961 000a 7A60     		str	r2, [r7, #4]
 3962 000c FB72     		strb	r3, [r7, #11]
1976:Core/Src/stm32f103xx_CMSIS.c **** 
1977:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
1978:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 3963              		.loc 2 1978 6
 3964 000e FB68     		ldr	r3, [r7, #12]
 3965 0010 9B69     		ldr	r3, [r3, #24]
 3966 0012 03F00203 		and	r3, r3, #2
 3967              		.loc 2 1978 5
 3968 0016 002B     		cmp	r3, #0
 3969 0018 2DD0     		beq	.L180
1979:Core/Src/stm32f103xx_CMSIS.c **** 		//  
1980:Core/Src/stm32f103xx_CMSIS.c **** 
1981:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 3970              		.loc 2 1981 8
 3971 001a 454B     		ldr	r3, .L191
 3972 001c 9B68     		ldr	r3, [r3, #8]
 3973 001e 03F04003 		and	r3, r3, #64
 3974              		.loc 2 1981 6
 3975 0022 002B     		cmp	r3, #0
 3976 0024 09D0     		beq	.L181
 3977              		.loc 2 1981 49 discriminator 1
 3978 0026 424B     		ldr	r3, .L191
 3979 0028 9B68     		ldr	r3, [r3, #8]
 3980 002a 03F08003 		and	r3, r3, #128
 3981              		.loc 2 1981 45 discriminator 1
 3982 002e 002B     		cmp	r3, #0
 3983 0030 03D0     		beq	.L181
1982:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
1983:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 3984              		.loc 2 1983 4
 3985 0032 FFF7FEFF 		bl	CMSIS_I2C_Reset
1984:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 3986              		.loc 2 1984 4
 3987 0036 FFF7FEFF 		bl	CMSIS_I2C1_Init
 3988              	.L181:
1985:Core/Src/stm32f103xx_CMSIS.c **** 		}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 132


1986:Core/Src/stm32f103xx_CMSIS.c **** 
1987:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 3989              		.loc 2 1987 7
 3990 003a FB68     		ldr	r3, [r7, #12]
 3991 003c 9B69     		ldr	r3, [r3, #24]
 3992 003e 03F00103 		and	r3, r3, #1
 3993              		.loc 2 1987 6
 3994 0042 002B     		cmp	r3, #0
 3995 0044 05D0     		beq	.L182
1988:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
1989:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 3996              		.loc 2 1989 4
 3997 0046 FB68     		ldr	r3, [r7, #12]
 3998 0048 1B68     		ldr	r3, [r3]
 3999 004a 43F40072 		orr	r2, r3, #512
 4000 004e FB68     		ldr	r3, [r7, #12]
 4001 0050 1A60     		str	r2, [r3]
 4002              	.L182:
1990:Core/Src/stm32f103xx_CMSIS.c **** 		}
1991:Core/Src/stm32f103xx_CMSIS.c **** 
1992:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4003              		.loc 2 1992 10
 4004 0052 FB68     		ldr	r3, [r7, #12]
 4005 0054 1B68     		ldr	r3, [r3]
 4006              		.loc 2 1992 6
 4007 0056 012B     		cmp	r3, #1
 4008 0058 0BD0     		beq	.L183
1993:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
1994:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4009              		.loc 2 1994 4
 4010 005a FB68     		ldr	r3, [r7, #12]
 4011 005c 1B68     		ldr	r3, [r3]
 4012 005e 23F00102 		bic	r2, r3, #1
 4013 0062 FB68     		ldr	r3, [r7, #12]
 4014 0064 1A60     		str	r2, [r3]
1995:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4015              		.loc 2 1995 4
 4016 0066 FB68     		ldr	r3, [r7, #12]
 4017 0068 1B68     		ldr	r3, [r3]
 4018 006a 43F00102 		orr	r2, r3, #1
 4019 006e FB68     		ldr	r3, [r7, #12]
 4020 0070 1A60     		str	r2, [r3]
 4021              	.L183:
1996:Core/Src/stm32f103xx_CMSIS.c **** 		}
1997:Core/Src/stm32f103xx_CMSIS.c **** 
1998:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4022              		.loc 2 1998 10
 4023 0072 0023     		movs	r3, #0
 4024 0074 57E0     		b	.L184
 4025              	.L180:
1999:Core/Src/stm32f103xx_CMSIS.c **** 	}
2000:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2001:Core/Src/stm32f103xx_CMSIS.c **** 
2002:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4026              		.loc 2 2002 2
 4027 0076 FB68     		ldr	r3, [r7, #12]
 4028 0078 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 133


 4029 007a 23F40062 		bic	r2, r3, #2048
 4030 007e FB68     		ldr	r3, [r7, #12]
 4031 0080 1A60     		str	r2, [r3]
2003:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //  START
 4032              		.loc 2 2003 2
 4033 0082 FB68     		ldr	r3, [r7, #12]
 4034 0084 1B68     		ldr	r3, [r3]
 4035 0086 43F48072 		orr	r2, r3, #256
 4036 008a FB68     		ldr	r3, [r7, #12]
 4037 008c 1A60     		str	r2, [r3]
2004:Core/Src/stm32f103xx_CMSIS.c **** 
2005:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4038              		.loc 2 2005 21
 4039 008e 294A     		ldr	r2, .L191+4
 4040 0090 7B68     		ldr	r3, [r7, #4]
 4041 0092 1360     		str	r3, [r2]
2006:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4042              		.loc 2 2006 8
 4043 0094 05E0     		b	.L185
 4044              	.L186:
2007:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2008:Core/Src/stm32f103xx_CMSIS.c **** 
2009:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4045              		.loc 2 2009 7
 4046 0096 274B     		ldr	r3, .L191+4
 4047 0098 1B68     		ldr	r3, [r3]
 4048              		.loc 2 2009 6
 4049 009a 002B     		cmp	r3, #0
 4050 009c 01D1     		bne	.L185
2010:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4051              		.loc 2 2010 11
 4052 009e 0023     		movs	r3, #0
 4053 00a0 41E0     		b	.L184
 4054              	.L185:
2006:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4055              		.loc 2 2006 9
 4056 00a2 FB68     		ldr	r3, [r7, #12]
 4057 00a4 5B69     		ldr	r3, [r3, #20]
 4058 00a6 03F00103 		and	r3, r3, #1
2006:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4059              		.loc 2 2006 8
 4060 00aa 002B     		cmp	r3, #0
 4061 00ac F3D0     		beq	.L186
2011:Core/Src/stm32f103xx_CMSIS.c **** 		}
2012:Core/Src/stm32f103xx_CMSIS.c **** 
2013:Core/Src/stm32f103xx_CMSIS.c **** 	}
2014:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2015:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2016:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4062              		.loc 2 2016 5
 4063 00ae FB68     		ldr	r3, [r7, #12]
 4064 00b0 5B69     		ldr	r3, [r3, #20]
2017:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // + Write
 4065              		.loc 2 2017 27
 4066 00b2 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4067 00b4 5B00     		lsls	r3, r3, #1
 4068 00b6 1A46     		mov	r2, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 134


 4069              		.loc 2 2017 10
 4070 00b8 FB68     		ldr	r3, [r7, #12]
 4071 00ba 1A61     		str	r2, [r3, #16]
2018:Core/Src/stm32f103xx_CMSIS.c **** 
2019:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4072              		.loc 2 2019 21
 4073 00bc 1D4A     		ldr	r2, .L191+4
 4074 00be 7B68     		ldr	r3, [r7, #4]
 4075 00c0 1360     		str	r3, [r2]
2020:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4076              		.loc 2 2020 8
 4077 00c2 05E0     		b	.L187
 4078              	.L189:
2021:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2022:Core/Src/stm32f103xx_CMSIS.c **** 
2023:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4079              		.loc 2 2023 7
 4080 00c4 1B4B     		ldr	r3, .L191+4
 4081 00c6 1B68     		ldr	r3, [r3]
 4082              		.loc 2 2023 6
 4083 00c8 002B     		cmp	r3, #0
 4084 00ca 01D1     		bne	.L187
2024:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4085              		.loc 2 2024 11
 4086 00cc 0023     		movs	r3, #0
 4087 00ce 2AE0     		b	.L184
 4088              	.L187:
2020:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4089              		.loc 2 2020 10
 4090 00d0 FB68     		ldr	r3, [r7, #12]
 4091 00d2 5B69     		ldr	r3, [r3, #20]
 4092 00d4 03F48063 		and	r3, r3, #1024
2020:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4093              		.loc 2 2020 8
 4094 00d8 002B     		cmp	r3, #0
 4095 00da 05D1     		bne	.L188
2020:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4096              		.loc 2 2020 51 discriminator 1
 4097 00dc FB68     		ldr	r3, [r7, #12]
 4098 00de 5B69     		ldr	r3, [r3, #20]
 4099 00e0 03F00203 		and	r3, r3, #2
2020:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4100              		.loc 2 2020 47 discriminator 1
 4101 00e4 002B     		cmp	r3, #0
 4102 00e6 EDD0     		beq	.L189
 4103              	.L188:
2025:Core/Src/stm32f103xx_CMSIS.c **** 		}
2026:Core/Src/stm32f103xx_CMSIS.c **** 
2027:Core/Src/stm32f103xx_CMSIS.c **** 	}
2028:Core/Src/stm32f103xx_CMSIS.c **** 
2029:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4104              		.loc 2 2029 6
 4105 00e8 FB68     		ldr	r3, [r7, #12]
 4106 00ea 5B69     		ldr	r3, [r3, #20]
 4107 00ec 03F00203 		and	r3, r3, #2
 4108              		.loc 2 2029 5
 4109 00f0 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 135


 4110 00f2 0BD0     		beq	.L190
2030:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2031:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4111              		.loc 2 2031 3
 4112 00f4 FB68     		ldr	r3, [r7, #12]
 4113 00f6 1B68     		ldr	r3, [r3]
 4114 00f8 43F40072 		orr	r2, r3, #512
 4115 00fc FB68     		ldr	r3, [r7, #12]
 4116 00fe 1A60     		str	r2, [r3]
2032:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2033:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4117              		.loc 2 2033 6
 4118 0100 FB68     		ldr	r3, [r7, #12]
 4119 0102 5B69     		ldr	r3, [r3, #20]
2034:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4120              		.loc 2 2034 6
 4121 0104 FB68     		ldr	r3, [r7, #12]
 4122 0106 9B69     		ldr	r3, [r3, #24]
2035:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 4123              		.loc 2 2035 10
 4124 0108 0123     		movs	r3, #1
 4125 010a 0CE0     		b	.L184
 4126              	.L190:
2036:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2037:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2038:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4127              		.loc 2 2038 3
 4128 010c FB68     		ldr	r3, [r7, #12]
 4129 010e 1B68     		ldr	r3, [r3]
 4130 0110 43F40072 		orr	r2, r3, #512
 4131 0114 FB68     		ldr	r3, [r7, #12]
 4132 0116 1A60     		str	r2, [r3]
2039:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4133              		.loc 2 2039 3
 4134 0118 FB68     		ldr	r3, [r7, #12]
 4135 011a 5B69     		ldr	r3, [r3, #20]
 4136 011c 23F48062 		bic	r2, r3, #1024
 4137 0120 FB68     		ldr	r3, [r7, #12]
 4138 0122 5A61     		str	r2, [r3, #20]
2040:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4139              		.loc 2 2040 10
 4140 0124 0023     		movs	r3, #0
 4141              	.L184:
2041:Core/Src/stm32f103xx_CMSIS.c **** 	}
2042:Core/Src/stm32f103xx_CMSIS.c **** }
 4142              		.loc 2 2042 1
 4143 0126 1846     		mov	r0, r3
 4144 0128 1037     		adds	r7, r7, #16
 4145              	.LCFI153:
 4146              		.cfi_def_cfa_offset 8
 4147 012a BD46     		mov	sp, r7
 4148              	.LCFI154:
 4149              		.cfi_def_cfa_register 13
 4150              		@ sp needed
 4151 012c 80BD     		pop	{r7, pc}
 4152              	.L192:
 4153 012e 00BF     		.align	2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 136


 4154              	.L191:
 4155 0130 000C0140 		.word	1073810432
 4156 0134 00000000 		.word	Timeout_counter_ms
 4157              		.cfi_endproc
 4158              	.LFE104:
 4160              		.section	.text.CMSIS_I2C_Data_Transmit,"ax",%progbits
 4161              		.align	1
 4162              		.global	CMSIS_I2C_Data_Transmit
 4163              		.syntax unified
 4164              		.thumb
 4165              		.thumb_func
 4167              	CMSIS_I2C_Data_Transmit:
 4168              	.LFB105:
2043:Core/Src/stm32f103xx_CMSIS.c **** 
2044:Core/Src/stm32f103xx_CMSIS.c **** 
2045:Core/Src/stm32f103xx_CMSIS.c **** 
2046:Core/Src/stm32f103xx_CMSIS.c **** /**
2047:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2048:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2049:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2050:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2051:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2052:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2053:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - 
2054:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2055:Core/Src/stm32f103xx_CMSIS.c ****  */
2056:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Transmit(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_
 4169              		.loc 2 2056 127
 4170              		.cfi_startproc
 4171              		@ args = 4, pretend = 0, frame = 24
 4172              		@ frame_needed = 1, uses_anonymous_args = 0
 4173 0000 80B5     		push	{r7, lr}
 4174              	.LCFI155:
 4175              		.cfi_def_cfa_offset 8
 4176              		.cfi_offset 7, -8
 4177              		.cfi_offset 14, -4
 4178 0002 86B0     		sub	sp, sp, #24
 4179              	.LCFI156:
 4180              		.cfi_def_cfa_offset 32
 4181 0004 00AF     		add	r7, sp, #0
 4182              	.LCFI157:
 4183              		.cfi_def_cfa_register 7
 4184 0006 F860     		str	r0, [r7, #12]
 4185 0008 7A60     		str	r2, [r7, #4]
 4186 000a 1A46     		mov	r2, r3
 4187 000c 0B46     		mov	r3, r1
 4188 000e FB72     		strb	r3, [r7, #11]
 4189 0010 1346     		mov	r3, r2	@ movhi
 4190 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2057:Core/Src/stm32f103xx_CMSIS.c **** 
2058:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2059:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4191              		.loc 2 2059 6
 4192 0014 FB68     		ldr	r3, [r7, #12]
 4193 0016 9B69     		ldr	r3, [r3, #24]
 4194 0018 03F00203 		and	r3, r3, #2
 4195              		.loc 2 2059 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 137


 4196 001c 002B     		cmp	r3, #0
 4197 001e 2DD0     		beq	.L194
2060:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2061:Core/Src/stm32f103xx_CMSIS.c **** 
2062:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4198              		.loc 2 2062 8
 4199 0020 5A4B     		ldr	r3, .L209
 4200 0022 9B68     		ldr	r3, [r3, #8]
 4201 0024 03F04003 		and	r3, r3, #64
 4202              		.loc 2 2062 6
 4203 0028 002B     		cmp	r3, #0
 4204 002a 09D0     		beq	.L195
 4205              		.loc 2 2062 49 discriminator 1
 4206 002c 574B     		ldr	r3, .L209
 4207 002e 9B68     		ldr	r3, [r3, #8]
 4208 0030 03F08003 		and	r3, r3, #128
 4209              		.loc 2 2062 45 discriminator 1
 4210 0034 002B     		cmp	r3, #0
 4211 0036 03D0     		beq	.L195
2063:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2064:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 4212              		.loc 2 2064 4
 4213 0038 FFF7FEFF 		bl	CMSIS_I2C_Reset
2065:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 4214              		.loc 2 2065 4
 4215 003c FFF7FEFF 		bl	CMSIS_I2C1_Init
 4216              	.L195:
2066:Core/Src/stm32f103xx_CMSIS.c **** 		}
2067:Core/Src/stm32f103xx_CMSIS.c **** 
2068:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4217              		.loc 2 2068 7
 4218 0040 FB68     		ldr	r3, [r7, #12]
 4219 0042 9B69     		ldr	r3, [r3, #24]
 4220 0044 03F00103 		and	r3, r3, #1
 4221              		.loc 2 2068 6
 4222 0048 002B     		cmp	r3, #0
 4223 004a 05D0     		beq	.L196
2069:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2070:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4224              		.loc 2 2070 4
 4225 004c FB68     		ldr	r3, [r7, #12]
 4226 004e 1B68     		ldr	r3, [r3]
 4227 0050 43F40072 		orr	r2, r3, #512
 4228 0054 FB68     		ldr	r3, [r7, #12]
 4229 0056 1A60     		str	r2, [r3]
 4230              	.L196:
2071:Core/Src/stm32f103xx_CMSIS.c **** 		}
2072:Core/Src/stm32f103xx_CMSIS.c **** 
2073:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4231              		.loc 2 2073 10
 4232 0058 FB68     		ldr	r3, [r7, #12]
 4233 005a 1B68     		ldr	r3, [r3]
 4234              		.loc 2 2073 6
 4235 005c 012B     		cmp	r3, #1
 4236 005e 0BD0     		beq	.L197
2074:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2075:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 138


 4237              		.loc 2 2075 4
 4238 0060 FB68     		ldr	r3, [r7, #12]
 4239 0062 1B68     		ldr	r3, [r3]
 4240 0064 23F00102 		bic	r2, r3, #1
 4241 0068 FB68     		ldr	r3, [r7, #12]
 4242 006a 1A60     		str	r2, [r3]
2076:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4243              		.loc 2 2076 4
 4244 006c FB68     		ldr	r3, [r7, #12]
 4245 006e 1B68     		ldr	r3, [r3]
 4246 0070 43F00102 		orr	r2, r3, #1
 4247 0074 FB68     		ldr	r3, [r7, #12]
 4248 0076 1A60     		str	r2, [r3]
 4249              	.L197:
2077:Core/Src/stm32f103xx_CMSIS.c **** 		}
2078:Core/Src/stm32f103xx_CMSIS.c **** 
2079:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4250              		.loc 2 2079 10
 4251 0078 0023     		movs	r3, #0
 4252 007a 83E0     		b	.L198
 4253              	.L194:
2080:Core/Src/stm32f103xx_CMSIS.c **** 	}
2081:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2082:Core/Src/stm32f103xx_CMSIS.c **** 
2083:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4254              		.loc 2 2083 2
 4255 007c FB68     		ldr	r3, [r7, #12]
 4256 007e 1B68     		ldr	r3, [r3]
 4257 0080 23F40062 		bic	r2, r3, #2048
 4258 0084 FB68     		ldr	r3, [r7, #12]
 4259 0086 1A60     		str	r2, [r3]
2084:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 4260              		.loc 2 2084 2
 4261 0088 FB68     		ldr	r3, [r7, #12]
 4262 008a 1B68     		ldr	r3, [r3]
 4263 008c 43F48072 		orr	r2, r3, #256
 4264 0090 FB68     		ldr	r3, [r7, #12]
 4265 0092 1A60     		str	r2, [r3]
2085:Core/Src/stm32f103xx_CMSIS.c **** 
2086:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4266              		.loc 2 2086 21
 4267 0094 3E4A     		ldr	r2, .L209+4
 4268 0096 3B6A     		ldr	r3, [r7, #32]
 4269 0098 1360     		str	r3, [r2]
2087:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4270              		.loc 2 2087 8
 4271 009a 05E0     		b	.L199
 4272              	.L200:
2088:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2089:Core/Src/stm32f103xx_CMSIS.c **** 
2090:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4273              		.loc 2 2090 7
 4274 009c 3C4B     		ldr	r3, .L209+4
 4275 009e 1B68     		ldr	r3, [r3]
 4276              		.loc 2 2090 6
 4277 00a0 002B     		cmp	r3, #0
 4278 00a2 01D1     		bne	.L199
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 139


2091:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4279              		.loc 2 2091 11
 4280 00a4 0023     		movs	r3, #0
 4281 00a6 6DE0     		b	.L198
 4282              	.L199:
2087:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4283              		.loc 2 2087 9
 4284 00a8 FB68     		ldr	r3, [r7, #12]
 4285 00aa 5B69     		ldr	r3, [r3, #20]
 4286 00ac 03F00103 		and	r3, r3, #1
2087:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4287              		.loc 2 2087 8
 4288 00b0 002B     		cmp	r3, #0
 4289 00b2 F3D0     		beq	.L200
2092:Core/Src/stm32f103xx_CMSIS.c **** 		}
2093:Core/Src/stm32f103xx_CMSIS.c **** 
2094:Core/Src/stm32f103xx_CMSIS.c **** 	}
2095:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2096:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2097:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4290              		.loc 2 2097 5
 4291 00b4 FB68     		ldr	r3, [r7, #12]
 4292 00b6 5B69     		ldr	r3, [r3, #20]
2098:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // + Write
 4293              		.loc 2 2098 27
 4294 00b8 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4295 00ba 5B00     		lsls	r3, r3, #1
 4296 00bc 1A46     		mov	r2, r3
 4297              		.loc 2 2098 10
 4298 00be FB68     		ldr	r3, [r7, #12]
 4299 00c0 1A61     		str	r2, [r3, #16]
2099:Core/Src/stm32f103xx_CMSIS.c **** 
2100:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4300              		.loc 2 2100 21
 4301 00c2 334A     		ldr	r2, .L209+4
 4302 00c4 3B6A     		ldr	r3, [r7, #32]
 4303 00c6 1360     		str	r3, [r2]
2101:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4304              		.loc 2 2101 8
 4305 00c8 05E0     		b	.L201
 4306              	.L203:
2102:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2103:Core/Src/stm32f103xx_CMSIS.c **** 
2104:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4307              		.loc 2 2104 7
 4308 00ca 314B     		ldr	r3, .L209+4
 4309 00cc 1B68     		ldr	r3, [r3]
 4310              		.loc 2 2104 6
 4311 00ce 002B     		cmp	r3, #0
 4312 00d0 01D1     		bne	.L201
2105:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4313              		.loc 2 2105 11
 4314 00d2 0023     		movs	r3, #0
 4315 00d4 56E0     		b	.L198
 4316              	.L201:
2101:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4317              		.loc 2 2101 10
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 140


 4318 00d6 FB68     		ldr	r3, [r7, #12]
 4319 00d8 5B69     		ldr	r3, [r3, #20]
 4320 00da 03F48063 		and	r3, r3, #1024
2101:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4321              		.loc 2 2101 8
 4322 00de 002B     		cmp	r3, #0
 4323 00e0 05D1     		bne	.L202
2101:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4324              		.loc 2 2101 51 discriminator 1
 4325 00e2 FB68     		ldr	r3, [r7, #12]
 4326 00e4 5B69     		ldr	r3, [r3, #20]
 4327 00e6 03F00203 		and	r3, r3, #2
2101:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4328              		.loc 2 2101 47 discriminator 1
 4329 00ea 002B     		cmp	r3, #0
 4330 00ec EDD0     		beq	.L203
 4331              	.L202:
2106:Core/Src/stm32f103xx_CMSIS.c **** 		}
2107:Core/Src/stm32f103xx_CMSIS.c **** 
2108:Core/Src/stm32f103xx_CMSIS.c **** 	}
2109:Core/Src/stm32f103xx_CMSIS.c **** 
2110:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4332              		.loc 2 2110 6
 4333 00ee FB68     		ldr	r3, [r7, #12]
 4334 00f0 5B69     		ldr	r3, [r3, #20]
 4335 00f2 03F00203 		and	r3, r3, #2
 4336              		.loc 2 2110 5
 4337 00f6 002B     		cmp	r3, #0
 4338 00f8 37D0     		beq	.L204
2111:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2112:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2113:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4339              		.loc 2 2113 6
 4340 00fa FB68     		ldr	r3, [r7, #12]
 4341 00fc 5B69     		ldr	r3, [r3, #20]
2114:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4342              		.loc 2 2114 6
 4343 00fe FB68     		ldr	r3, [r7, #12]
 4344 0100 9B69     		ldr	r3, [r3, #24]
 4345              	.LBB3:
2115:Core/Src/stm32f103xx_CMSIS.c **** 
2116:Core/Src/stm32f103xx_CMSIS.c **** 		/* */
2117:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 4346              		.loc 2 2117 17
 4347 0102 0023     		movs	r3, #0
 4348 0104 FB82     		strh	r3, [r7, #22]	@ movhi
 4349              		.loc 2 2117 3
 4350 0106 24E0     		b	.L205
 4351              	.L208:
2118:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4352              		.loc 2 2118 21
 4353 0108 FB8A     		ldrh	r3, [r7, #22]
 4354 010a 7A68     		ldr	r2, [r7, #4]
 4355 010c 1344     		add	r3, r3, r2
 4356              		.loc 2 2118 14
 4357 010e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4358 0110 1A46     		mov	r2, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 141


 4359              		.loc 2 2118 12
 4360 0112 FB68     		ldr	r3, [r7, #12]
 4361 0114 1A61     		str	r2, [r3, #16]
2119:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 4362              		.loc 2 2119 10
 4363 0116 13E0     		b	.L206
 4364              	.L207:
2120:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2121:Core/Src/stm32f103xx_CMSIS.c **** 
2122:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 4365              		.loc 2 2122 10
 4366 0118 FB68     		ldr	r3, [r7, #12]
 4367 011a 5B69     		ldr	r3, [r3, #20]
 4368 011c 03F48063 		and	r3, r3, #1024
 4369              		.loc 2 2122 8
 4370 0120 012B     		cmp	r3, #1
 4371 0122 0DD1     		bne	.L206
2123:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2124:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4372              		.loc 2 2124 6
 4373 0124 FB68     		ldr	r3, [r7, #12]
 4374 0126 1B68     		ldr	r3, [r3]
 4375 0128 43F40072 		orr	r2, r3, #512
 4376 012c FB68     		ldr	r3, [r7, #12]
 4377 012e 1A60     		str	r2, [r3]
2125:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4378              		.loc 2 2125 6
 4379 0130 FB68     		ldr	r3, [r7, #12]
 4380 0132 5B69     		ldr	r3, [r3, #20]
 4381 0134 23F48062 		bic	r2, r3, #1024
 4382 0138 FB68     		ldr	r3, [r7, #12]
 4383 013a 5A61     		str	r2, [r3, #20]
2126:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 4384              		.loc 2 2126 13
 4385 013c 0023     		movs	r3, #0
 4386 013e 21E0     		b	.L198
 4387              	.L206:
2119:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4388              		.loc 2 2119 11
 4389 0140 FB68     		ldr	r3, [r7, #12]
 4390 0142 5B69     		ldr	r3, [r3, #20]
 4391 0144 03F08003 		and	r3, r3, #128
2119:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4392              		.loc 2 2119 10
 4393 0148 002B     		cmp	r3, #0
 4394 014a E5D0     		beq	.L207
2117:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4395              		.loc 2 2117 40 discriminator 2
 4396 014c FB8A     		ldrh	r3, [r7, #22]
 4397 014e 0133     		adds	r3, r3, #1
 4398 0150 FB82     		strh	r3, [r7, #22]	@ movhi
 4399              	.L205:
2117:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4400              		.loc 2 2117 3 discriminator 1
 4401 0152 FA8A     		ldrh	r2, [r7, #22]
 4402 0154 3B89     		ldrh	r3, [r7, #8]
 4403 0156 9A42     		cmp	r2, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 142


 4404 0158 D6D3     		bcc	.L208
 4405              	.LBE3:
2127:Core/Src/stm32f103xx_CMSIS.c **** 				}
2128:Core/Src/stm32f103xx_CMSIS.c **** 			}
2129:Core/Src/stm32f103xx_CMSIS.c **** 		}
2130:Core/Src/stm32f103xx_CMSIS.c **** 
2131:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4406              		.loc 2 2131 3
 4407 015a FB68     		ldr	r3, [r7, #12]
 4408 015c 1B68     		ldr	r3, [r3]
 4409 015e 43F40072 		orr	r2, r3, #512
 4410 0162 FB68     		ldr	r3, [r7, #12]
 4411 0164 1A60     		str	r2, [r3]
2132:Core/Src/stm32f103xx_CMSIS.c **** 
2133:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 4412              		.loc 2 2133 10
 4413 0166 0123     		movs	r3, #1
 4414 0168 0CE0     		b	.L198
 4415              	.L204:
2134:Core/Src/stm32f103xx_CMSIS.c **** 
2135:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2136:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2137:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4416              		.loc 2 2137 3
 4417 016a FB68     		ldr	r3, [r7, #12]
 4418 016c 1B68     		ldr	r3, [r3]
 4419 016e 43F40072 		orr	r2, r3, #512
 4420 0172 FB68     		ldr	r3, [r7, #12]
 4421 0174 1A60     		str	r2, [r3]
2138:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4422              		.loc 2 2138 3
 4423 0176 FB68     		ldr	r3, [r7, #12]
 4424 0178 5B69     		ldr	r3, [r3, #20]
 4425 017a 23F48062 		bic	r2, r3, #1024
 4426 017e FB68     		ldr	r3, [r7, #12]
 4427 0180 5A61     		str	r2, [r3, #20]
2139:Core/Src/stm32f103xx_CMSIS.c **** 
2140:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4428              		.loc 2 2140 10
 4429 0182 0023     		movs	r3, #0
 4430              	.L198:
2141:Core/Src/stm32f103xx_CMSIS.c **** 	}
2142:Core/Src/stm32f103xx_CMSIS.c **** }
 4431              		.loc 2 2142 1
 4432 0184 1846     		mov	r0, r3
 4433 0186 1837     		adds	r7, r7, #24
 4434              	.LCFI158:
 4435              		.cfi_def_cfa_offset 8
 4436 0188 BD46     		mov	sp, r7
 4437              	.LCFI159:
 4438              		.cfi_def_cfa_register 13
 4439              		@ sp needed
 4440 018a 80BD     		pop	{r7, pc}
 4441              	.L210:
 4442              		.align	2
 4443              	.L209:
 4444 018c 000C0140 		.word	1073810432
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 143


 4445 0190 00000000 		.word	Timeout_counter_ms
 4446              		.cfi_endproc
 4447              	.LFE105:
 4449              		.section	.text.CMSIS_I2C_Data_Receive,"ax",%progbits
 4450              		.align	1
 4451              		.global	CMSIS_I2C_Data_Receive
 4452              		.syntax unified
 4453              		.thumb
 4454              		.thumb_func
 4456              	CMSIS_I2C_Data_Receive:
 4457              	.LFB106:
2143:Core/Src/stm32f103xx_CMSIS.c **** 
2144:Core/Src/stm32f103xx_CMSIS.c **** 
2145:Core/Src/stm32f103xx_CMSIS.c **** /**
2146:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2147:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2148:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2149:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2150:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data -     
2151:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2152:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - . Fa
2153:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2154:Core/Src/stm32f103xx_CMSIS.c ****  */
2155:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Receive(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_d
 4458              		.loc 2 2155 126
 4459              		.cfi_startproc
 4460              		@ args = 4, pretend = 0, frame = 24
 4461              		@ frame_needed = 1, uses_anonymous_args = 0
 4462 0000 80B5     		push	{r7, lr}
 4463              	.LCFI160:
 4464              		.cfi_def_cfa_offset 8
 4465              		.cfi_offset 7, -8
 4466              		.cfi_offset 14, -4
 4467 0002 86B0     		sub	sp, sp, #24
 4468              	.LCFI161:
 4469              		.cfi_def_cfa_offset 32
 4470 0004 00AF     		add	r7, sp, #0
 4471              	.LCFI162:
 4472              		.cfi_def_cfa_register 7
 4473 0006 F860     		str	r0, [r7, #12]
 4474 0008 7A60     		str	r2, [r7, #4]
 4475 000a 1A46     		mov	r2, r3
 4476 000c 0B46     		mov	r3, r1
 4477 000e FB72     		strb	r3, [r7, #11]
 4478 0010 1346     		mov	r3, r2	@ movhi
 4479 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2156:Core/Src/stm32f103xx_CMSIS.c **** 
2157:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2158:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4480              		.loc 2 2158 6
 4481 0014 FB68     		ldr	r3, [r7, #12]
 4482 0016 9B69     		ldr	r3, [r3, #24]
 4483 0018 03F00203 		and	r3, r3, #2
 4484              		.loc 2 2158 5
 4485 001c 002B     		cmp	r3, #0
 4486 001e 2DD0     		beq	.L212
2159:Core/Src/stm32f103xx_CMSIS.c **** 		//  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 144


2160:Core/Src/stm32f103xx_CMSIS.c **** 
2161:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4487              		.loc 2 2161 8
 4488 0020 6A4B     		ldr	r3, .L231
 4489 0022 9B68     		ldr	r3, [r3, #8]
 4490 0024 03F04003 		and	r3, r3, #64
 4491              		.loc 2 2161 6
 4492 0028 002B     		cmp	r3, #0
 4493 002a 09D0     		beq	.L213
 4494              		.loc 2 2161 49 discriminator 1
 4495 002c 674B     		ldr	r3, .L231
 4496 002e 9B68     		ldr	r3, [r3, #8]
 4497 0030 03F08003 		and	r3, r3, #128
 4498              		.loc 2 2161 45 discriminator 1
 4499 0034 002B     		cmp	r3, #0
 4500 0036 03D0     		beq	.L213
2162:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2163:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 4501              		.loc 2 2163 4
 4502 0038 FFF7FEFF 		bl	CMSIS_I2C_Reset
2164:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 4503              		.loc 2 2164 4
 4504 003c FFF7FEFF 		bl	CMSIS_I2C1_Init
 4505              	.L213:
2165:Core/Src/stm32f103xx_CMSIS.c **** 		}
2166:Core/Src/stm32f103xx_CMSIS.c **** 
2167:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4506              		.loc 2 2167 7
 4507 0040 FB68     		ldr	r3, [r7, #12]
 4508 0042 9B69     		ldr	r3, [r3, #24]
 4509 0044 03F00103 		and	r3, r3, #1
 4510              		.loc 2 2167 6
 4511 0048 002B     		cmp	r3, #0
 4512 004a 05D0     		beq	.L214
2168:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2169:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4513              		.loc 2 2169 4
 4514 004c FB68     		ldr	r3, [r7, #12]
 4515 004e 1B68     		ldr	r3, [r3]
 4516 0050 43F40072 		orr	r2, r3, #512
 4517 0054 FB68     		ldr	r3, [r7, #12]
 4518 0056 1A60     		str	r2, [r3]
 4519              	.L214:
2170:Core/Src/stm32f103xx_CMSIS.c **** 		}
2171:Core/Src/stm32f103xx_CMSIS.c **** 
2172:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4520              		.loc 2 2172 10
 4521 0058 FB68     		ldr	r3, [r7, #12]
 4522 005a 1B68     		ldr	r3, [r3]
 4523              		.loc 2 2172 6
 4524 005c 012B     		cmp	r3, #1
 4525 005e 0BD0     		beq	.L215
2173:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2174:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4526              		.loc 2 2174 4
 4527 0060 FB68     		ldr	r3, [r7, #12]
 4528 0062 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 145


 4529 0064 23F00102 		bic	r2, r3, #1
 4530 0068 FB68     		ldr	r3, [r7, #12]
 4531 006a 1A60     		str	r2, [r3]
2175:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4532              		.loc 2 2175 4
 4533 006c FB68     		ldr	r3, [r7, #12]
 4534 006e 1B68     		ldr	r3, [r3]
 4535 0070 43F00102 		orr	r2, r3, #1
 4536 0074 FB68     		ldr	r3, [r7, #12]
 4537 0076 1A60     		str	r2, [r3]
 4538              	.L215:
2176:Core/Src/stm32f103xx_CMSIS.c **** 		}
2177:Core/Src/stm32f103xx_CMSIS.c **** 
2178:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4539              		.loc 2 2178 10
 4540 0078 0023     		movs	r3, #0
 4541 007a A3E0     		b	.L216
 4542              	.L212:
2179:Core/Src/stm32f103xx_CMSIS.c **** 	}
2180:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2181:Core/Src/stm32f103xx_CMSIS.c **** 
2182:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4543              		.loc 2 2182 2
 4544 007c FB68     		ldr	r3, [r7, #12]
 4545 007e 1B68     		ldr	r3, [r3]
 4546 0080 23F40062 		bic	r2, r3, #2048
 4547 0084 FB68     		ldr	r3, [r7, #12]
 4548 0086 1A60     		str	r2, [r3]
2183:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 4549              		.loc 2 2183 2
 4550 0088 FB68     		ldr	r3, [r7, #12]
 4551 008a 1B68     		ldr	r3, [r3]
 4552 008c 43F48072 		orr	r2, r3, #256
 4553 0090 FB68     		ldr	r3, [r7, #12]
 4554 0092 1A60     		str	r2, [r3]
2184:Core/Src/stm32f103xx_CMSIS.c **** 
2185:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4555              		.loc 2 2185 21
 4556 0094 4E4A     		ldr	r2, .L231+4
 4557 0096 3B6A     		ldr	r3, [r7, #32]
 4558 0098 1360     		str	r3, [r2]
2186:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4559              		.loc 2 2186 8
 4560 009a 05E0     		b	.L217
 4561              	.L218:
2187:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2188:Core/Src/stm32f103xx_CMSIS.c **** 
2189:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4562              		.loc 2 2189 7
 4563 009c 4C4B     		ldr	r3, .L231+4
 4564 009e 1B68     		ldr	r3, [r3]
 4565              		.loc 2 2189 6
 4566 00a0 002B     		cmp	r3, #0
 4567 00a2 01D1     		bne	.L217
2190:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4568              		.loc 2 2190 11
 4569 00a4 0023     		movs	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 146


 4570 00a6 8DE0     		b	.L216
 4571              	.L217:
2186:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4572              		.loc 2 2186 9
 4573 00a8 FB68     		ldr	r3, [r7, #12]
 4574 00aa 5B69     		ldr	r3, [r3, #20]
 4575 00ac 03F00103 		and	r3, r3, #1
2186:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4576              		.loc 2 2186 8
 4577 00b0 002B     		cmp	r3, #0
 4578 00b2 F3D0     		beq	.L218
2191:Core/Src/stm32f103xx_CMSIS.c **** 		}
2192:Core/Src/stm32f103xx_CMSIS.c **** 
2193:Core/Src/stm32f103xx_CMSIS.c **** 	}
2194:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2195:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2196:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4579              		.loc 2 2196 5
 4580 00b4 FB68     		ldr	r3, [r7, #12]
 4581 00b6 5B69     		ldr	r3, [r3, #20]
2197:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1 | 1); // +  Read
 4582              		.loc 2 2197 27
 4583 00b8 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4584 00ba 5B00     		lsls	r3, r3, #1
 4585              		.loc 2 2197 32
 4586 00bc 43F00103 		orr	r3, r3, #1
 4587 00c0 1A46     		mov	r2, r3
 4588              		.loc 2 2197 10
 4589 00c2 FB68     		ldr	r3, [r7, #12]
 4590 00c4 1A61     		str	r2, [r3, #16]
2198:Core/Src/stm32f103xx_CMSIS.c **** 
2199:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4591              		.loc 2 2199 21
 4592 00c6 424A     		ldr	r2, .L231+4
 4593 00c8 3B6A     		ldr	r3, [r7, #32]
 4594 00ca 1360     		str	r3, [r2]
2200:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4595              		.loc 2 2200 8
 4596 00cc 05E0     		b	.L219
 4597              	.L221:
2201:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2202:Core/Src/stm32f103xx_CMSIS.c **** 
2203:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4598              		.loc 2 2203 7
 4599 00ce 404B     		ldr	r3, .L231+4
 4600 00d0 1B68     		ldr	r3, [r3]
 4601              		.loc 2 2203 6
 4602 00d2 002B     		cmp	r3, #0
 4603 00d4 01D1     		bne	.L219
2204:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4604              		.loc 2 2204 11
 4605 00d6 0023     		movs	r3, #0
 4606 00d8 74E0     		b	.L216
 4607              	.L219:
2200:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4608              		.loc 2 2200 10
 4609 00da FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 147


 4610 00dc 5B69     		ldr	r3, [r3, #20]
 4611 00de 03F48063 		and	r3, r3, #1024
2200:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4612              		.loc 2 2200 8
 4613 00e2 002B     		cmp	r3, #0
 4614 00e4 05D1     		bne	.L220
2200:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4615              		.loc 2 2200 51 discriminator 1
 4616 00e6 FB68     		ldr	r3, [r7, #12]
 4617 00e8 5B69     		ldr	r3, [r3, #20]
 4618 00ea 03F00203 		and	r3, r3, #2
2200:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4619              		.loc 2 2200 47 discriminator 1
 4620 00ee 002B     		cmp	r3, #0
 4621 00f0 EDD0     		beq	.L221
 4622              	.L220:
2205:Core/Src/stm32f103xx_CMSIS.c **** 		}
2206:Core/Src/stm32f103xx_CMSIS.c **** 
2207:Core/Src/stm32f103xx_CMSIS.c **** 	}
2208:Core/Src/stm32f103xx_CMSIS.c **** 
2209:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4623              		.loc 2 2209 6
 4624 00f2 FB68     		ldr	r3, [r7, #12]
 4625 00f4 5B69     		ldr	r3, [r3, #20]
 4626 00f6 03F00203 		and	r3, r3, #2
 4627              		.loc 2 2209 5
 4628 00fa 002B     		cmp	r3, #0
 4629 00fc 55D0     		beq	.L222
2210:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2211:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2212:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4630              		.loc 2 2212 6
 4631 00fe FB68     		ldr	r3, [r7, #12]
 4632 0100 5B69     		ldr	r3, [r3, #20]
2213:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4633              		.loc 2 2213 6
 4634 0102 FB68     		ldr	r3, [r7, #12]
 4635 0104 9B69     		ldr	r3, [r3, #24]
 4636              	.LBB4:
2214:Core/Src/stm32f103xx_CMSIS.c **** 
2215:Core/Src/stm32f103xx_CMSIS.c **** 		/* */
2216:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 4637              		.loc 2 2216 17
 4638 0106 0023     		movs	r3, #0
 4639 0108 FB82     		strh	r3, [r7, #22]	@ movhi
 4640              		.loc 2 2216 3
 4641 010a 48E0     		b	.L223
 4642              	.L230:
2217:Core/Src/stm32f103xx_CMSIS.c **** 			if (i < Size_data - 1) {
 4643              		.loc 2 2217 10
 4644 010c FA8A     		ldrh	r2, [r7, #22]
 4645              		.loc 2 2217 22
 4646 010e 3B89     		ldrh	r3, [r7, #8]
 4647 0110 013B     		subs	r3, r3, #1
 4648              		.loc 2 2217 7
 4649 0112 9A42     		cmp	r2, r3
 4650 0114 1DDA     		bge	.L224
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 148


2218:Core/Src/stm32f103xx_CMSIS.c **** 				SET_BIT(I2C->CR1, I2C_CR1_ACK); //     
 4651              		.loc 2 2218 5
 4652 0116 FB68     		ldr	r3, [r7, #12]
 4653 0118 1B68     		ldr	r3, [r3]
 4654 011a 43F48062 		orr	r2, r3, #1024
 4655 011e FB68     		ldr	r3, [r7, #12]
 4656 0120 1A60     		str	r2, [r3]
2219:Core/Src/stm32f103xx_CMSIS.c **** 
2220:Core/Src/stm32f103xx_CMSIS.c **** 				Timeout_counter_ms = Timeout_ms;
 4657              		.loc 2 2220 24
 4658 0122 2B4A     		ldr	r2, .L231+4
 4659 0124 3B6A     		ldr	r3, [r7, #32]
 4660 0126 1360     		str	r3, [r2]
2221:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4661              		.loc 2 2221 11
 4662 0128 05E0     		b	.L225
 4663              	.L226:
2222:Core/Src/stm32f103xx_CMSIS.c **** 					//,      
2223:Core/Src/stm32f103xx_CMSIS.c **** 					if (!Timeout_counter_ms) {
 4664              		.loc 2 2223 10
 4665 012a 294B     		ldr	r3, .L231+4
 4666 012c 1B68     		ldr	r3, [r3]
 4667              		.loc 2 2223 9
 4668 012e 002B     		cmp	r3, #0
 4669 0130 01D1     		bne	.L225
2224:Core/Src/stm32f103xx_CMSIS.c **** 						return false;
 4670              		.loc 2 2224 14
 4671 0132 0023     		movs	r3, #0
 4672 0134 46E0     		b	.L216
 4673              	.L225:
2221:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4674              		.loc 2 2221 12
 4675 0136 FB68     		ldr	r3, [r7, #12]
 4676 0138 5B69     		ldr	r3, [r3, #20]
 4677 013a 03F04003 		and	r3, r3, #64
2221:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4678              		.loc 2 2221 11
 4679 013e 002B     		cmp	r3, #0
 4680 0140 F3D0     		beq	.L226
2225:Core/Src/stm32f103xx_CMSIS.c **** 					}
2226:Core/Src/stm32f103xx_CMSIS.c **** 				}
2227:Core/Src/stm32f103xx_CMSIS.c **** 
2228:Core/Src/stm32f103xx_CMSIS.c **** 				*(data + i) = I2C->DR; // 
 4681              		.loc 2 2228 22
 4682 0142 FB68     		ldr	r3, [r7, #12]
 4683 0144 1969     		ldr	r1, [r3, #16]
 4684              		.loc 2 2228 12
 4685 0146 FB8A     		ldrh	r3, [r7, #22]
 4686 0148 7A68     		ldr	r2, [r7, #4]
 4687 014a 1344     		add	r3, r3, r2
 4688              		.loc 2 2228 17
 4689 014c CAB2     		uxtb	r2, r1
 4690 014e 1A70     		strb	r2, [r3]
 4691 0150 22E0     		b	.L227
 4692              	.L224:
2229:Core/Src/stm32f103xx_CMSIS.c **** 			} else {
2230:Core/Src/stm32f103xx_CMSIS.c **** 				CLEAR_BIT(I2C->CR1, I2C_CR1_ACK); //  ,   
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 149


 4693              		.loc 2 2230 5
 4694 0152 FB68     		ldr	r3, [r7, #12]
 4695 0154 1B68     		ldr	r3, [r3]
 4696 0156 23F48062 		bic	r2, r3, #1024
 4697 015a FB68     		ldr	r3, [r7, #12]
 4698 015c 1A60     		str	r2, [r3]
2231:Core/Src/stm32f103xx_CMSIS.c **** 
2232:Core/Src/stm32f103xx_CMSIS.c **** 				SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4699              		.loc 2 2232 5
 4700 015e FB68     		ldr	r3, [r7, #12]
 4701 0160 1B68     		ldr	r3, [r3]
 4702 0162 43F40072 		orr	r2, r3, #512
 4703 0166 FB68     		ldr	r3, [r7, #12]
 4704 0168 1A60     		str	r2, [r3]
2233:Core/Src/stm32f103xx_CMSIS.c **** 				Timeout_counter_ms = Timeout_ms;
 4705              		.loc 2 2233 24
 4706 016a 194A     		ldr	r2, .L231+4
 4707 016c 3B6A     		ldr	r3, [r7, #32]
 4708 016e 1360     		str	r3, [r2]
2234:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4709              		.loc 2 2234 11
 4710 0170 05E0     		b	.L228
 4711              	.L229:
2235:Core/Src/stm32f103xx_CMSIS.c **** 					//,      
2236:Core/Src/stm32f103xx_CMSIS.c **** 					if (!Timeout_counter_ms) {
 4712              		.loc 2 2236 10
 4713 0172 174B     		ldr	r3, .L231+4
 4714 0174 1B68     		ldr	r3, [r3]
 4715              		.loc 2 2236 9
 4716 0176 002B     		cmp	r3, #0
 4717 0178 01D1     		bne	.L228
2237:Core/Src/stm32f103xx_CMSIS.c **** 						return false;
 4718              		.loc 2 2237 14
 4719 017a 0023     		movs	r3, #0
 4720 017c 22E0     		b	.L216
 4721              	.L228:
2234:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4722              		.loc 2 2234 12
 4723 017e FB68     		ldr	r3, [r7, #12]
 4724 0180 5B69     		ldr	r3, [r3, #20]
 4725 0182 03F04003 		and	r3, r3, #64
2234:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4726              		.loc 2 2234 11
 4727 0186 002B     		cmp	r3, #0
 4728 0188 F3D0     		beq	.L229
2238:Core/Src/stm32f103xx_CMSIS.c **** 					}
2239:Core/Src/stm32f103xx_CMSIS.c **** 				}
2240:Core/Src/stm32f103xx_CMSIS.c **** 				*(data + i) = I2C->DR; // 
 4729              		.loc 2 2240 22
 4730 018a FB68     		ldr	r3, [r7, #12]
 4731 018c 1969     		ldr	r1, [r3, #16]
 4732              		.loc 2 2240 12
 4733 018e FB8A     		ldrh	r3, [r7, #22]
 4734 0190 7A68     		ldr	r2, [r7, #4]
 4735 0192 1344     		add	r3, r3, r2
 4736              		.loc 2 2240 17
 4737 0194 CAB2     		uxtb	r2, r1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 150


 4738 0196 1A70     		strb	r2, [r3]
 4739              	.L227:
2216:Core/Src/stm32f103xx_CMSIS.c **** 			if (i < Size_data - 1) {
 4740              		.loc 2 2216 40 discriminator 2
 4741 0198 FB8A     		ldrh	r3, [r7, #22]
 4742 019a 0133     		adds	r3, r3, #1
 4743 019c FB82     		strh	r3, [r7, #22]	@ movhi
 4744              	.L223:
2216:Core/Src/stm32f103xx_CMSIS.c **** 			if (i < Size_data - 1) {
 4745              		.loc 2 2216 3 discriminator 1
 4746 019e FA8A     		ldrh	r2, [r7, #22]
 4747 01a0 3B89     		ldrh	r3, [r7, #8]
 4748 01a2 9A42     		cmp	r2, r3
 4749 01a4 B2D3     		bcc	.L230
 4750              	.LBE4:
2241:Core/Src/stm32f103xx_CMSIS.c **** 			}
2242:Core/Src/stm32f103xx_CMSIS.c **** 		} return true;
 4751              		.loc 2 2242 12
 4752 01a6 0123     		movs	r3, #1
 4753 01a8 0CE0     		b	.L216
 4754              	.L222:
2243:Core/Src/stm32f103xx_CMSIS.c **** 
2244:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2245:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2246:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4755              		.loc 2 2246 3
 4756 01aa FB68     		ldr	r3, [r7, #12]
 4757 01ac 1B68     		ldr	r3, [r3]
 4758 01ae 43F40072 		orr	r2, r3, #512
 4759 01b2 FB68     		ldr	r3, [r7, #12]
 4760 01b4 1A60     		str	r2, [r3]
2247:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4761              		.loc 2 2247 3
 4762 01b6 FB68     		ldr	r3, [r7, #12]
 4763 01b8 5B69     		ldr	r3, [r3, #20]
 4764 01ba 23F48062 		bic	r2, r3, #1024
 4765 01be FB68     		ldr	r3, [r7, #12]
 4766 01c0 5A61     		str	r2, [r3, #20]
2248:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4767              		.loc 2 2248 10
 4768 01c2 0023     		movs	r3, #0
 4769              	.L216:
2249:Core/Src/stm32f103xx_CMSIS.c **** 	}
2250:Core/Src/stm32f103xx_CMSIS.c **** 
2251:Core/Src/stm32f103xx_CMSIS.c **** }
 4770              		.loc 2 2251 1
 4771 01c4 1846     		mov	r0, r3
 4772 01c6 1837     		adds	r7, r7, #24
 4773              	.LCFI163:
 4774              		.cfi_def_cfa_offset 8
 4775 01c8 BD46     		mov	sp, r7
 4776              	.LCFI164:
 4777              		.cfi_def_cfa_register 13
 4778              		@ sp needed
 4779 01ca 80BD     		pop	{r7, pc}
 4780              	.L232:
 4781              		.align	2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 151


 4782              	.L231:
 4783 01cc 000C0140 		.word	1073810432
 4784 01d0 00000000 		.word	Timeout_counter_ms
 4785              		.cfi_endproc
 4786              	.LFE106:
 4788              		.section	.text.CMSIS_I2C_MemWrite,"ax",%progbits
 4789              		.align	1
 4790              		.global	CMSIS_I2C_MemWrite
 4791              		.syntax unified
 4792              		.thumb
 4793              		.thumb_func
 4795              	CMSIS_I2C_MemWrite:
 4796              	.LFB107:
2252:Core/Src/stm32f103xx_CMSIS.c **** 
2253:Core/Src/stm32f103xx_CMSIS.c **** 
2254:Core/Src/stm32f103xx_CMSIS.c **** /**
2255:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2256:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2257:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2258:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2259:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2260:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2261:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2262:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2263:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2264:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2265:Core/Src/stm32f103xx_CMSIS.c ****  */
2266:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemWrite(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size
 4797              		.loc 2 2266 165
 4798              		.cfi_startproc
 4799              		@ args = 12, pretend = 0, frame = 16
 4800              		@ frame_needed = 1, uses_anonymous_args = 0
 4801 0000 80B5     		push	{r7, lr}
 4802              	.LCFI165:
 4803              		.cfi_def_cfa_offset 8
 4804              		.cfi_offset 7, -8
 4805              		.cfi_offset 14, -4
 4806 0002 84B0     		sub	sp, sp, #16
 4807              	.LCFI166:
 4808              		.cfi_def_cfa_offset 24
 4809 0004 00AF     		add	r7, sp, #0
 4810              	.LCFI167:
 4811              		.cfi_def_cfa_register 7
 4812 0006 7860     		str	r0, [r7, #4]
 4813 0008 0846     		mov	r0, r1
 4814 000a 1146     		mov	r1, r2
 4815 000c 1A46     		mov	r2, r3
 4816 000e 0346     		mov	r3, r0
 4817 0010 FB70     		strb	r3, [r7, #3]
 4818 0012 0B46     		mov	r3, r1	@ movhi
 4819 0014 3B80     		strh	r3, [r7]	@ movhi
 4820 0016 1346     		mov	r3, r2
 4821 0018 BB70     		strb	r3, [r7, #2]
2267:Core/Src/stm32f103xx_CMSIS.c **** 
2268:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2269:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4822              		.loc 2 2269 6
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 152


 4823 001a 7B68     		ldr	r3, [r7, #4]
 4824 001c 9B69     		ldr	r3, [r3, #24]
 4825 001e 03F00203 		and	r3, r3, #2
 4826              		.loc 2 2269 5
 4827 0022 002B     		cmp	r3, #0
 4828 0024 2DD0     		beq	.L234
2270:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2271:Core/Src/stm32f103xx_CMSIS.c **** 
2272:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4829              		.loc 2 2272 8
 4830 0026 734B     		ldr	r3, .L253
 4831 0028 9B68     		ldr	r3, [r3, #8]
 4832 002a 03F04003 		and	r3, r3, #64
 4833              		.loc 2 2272 6
 4834 002e 002B     		cmp	r3, #0
 4835 0030 09D0     		beq	.L235
 4836              		.loc 2 2272 49 discriminator 1
 4837 0032 704B     		ldr	r3, .L253
 4838 0034 9B68     		ldr	r3, [r3, #8]
 4839 0036 03F08003 		and	r3, r3, #128
 4840              		.loc 2 2272 45 discriminator 1
 4841 003a 002B     		cmp	r3, #0
 4842 003c 03D0     		beq	.L235
2273:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2274:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 4843              		.loc 2 2274 4
 4844 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2275:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 4845              		.loc 2 2275 4
 4846 0042 FFF7FEFF 		bl	CMSIS_I2C1_Init
 4847              	.L235:
2276:Core/Src/stm32f103xx_CMSIS.c **** 		}
2277:Core/Src/stm32f103xx_CMSIS.c **** 
2278:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4848              		.loc 2 2278 7
 4849 0046 7B68     		ldr	r3, [r7, #4]
 4850 0048 9B69     		ldr	r3, [r3, #24]
 4851 004a 03F00103 		and	r3, r3, #1
 4852              		.loc 2 2278 6
 4853 004e 002B     		cmp	r3, #0
 4854 0050 05D0     		beq	.L236
2279:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2280:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4855              		.loc 2 2280 4
 4856 0052 7B68     		ldr	r3, [r7, #4]
 4857 0054 1B68     		ldr	r3, [r3]
 4858 0056 43F40072 		orr	r2, r3, #512
 4859 005a 7B68     		ldr	r3, [r7, #4]
 4860 005c 1A60     		str	r2, [r3]
 4861              	.L236:
2281:Core/Src/stm32f103xx_CMSIS.c **** 		}
2282:Core/Src/stm32f103xx_CMSIS.c **** 
2283:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4862              		.loc 2 2283 10
 4863 005e 7B68     		ldr	r3, [r7, #4]
 4864 0060 1B68     		ldr	r3, [r3]
 4865              		.loc 2 2283 6
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 153


 4866 0062 012B     		cmp	r3, #1
 4867 0064 0BD0     		beq	.L237
2284:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2285:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4868              		.loc 2 2285 4
 4869 0066 7B68     		ldr	r3, [r7, #4]
 4870 0068 1B68     		ldr	r3, [r3]
 4871 006a 23F00102 		bic	r2, r3, #1
 4872 006e 7B68     		ldr	r3, [r7, #4]
 4873 0070 1A60     		str	r2, [r3]
2286:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4874              		.loc 2 2286 4
 4875 0072 7B68     		ldr	r3, [r7, #4]
 4876 0074 1B68     		ldr	r3, [r3]
 4877 0076 43F00102 		orr	r2, r3, #1
 4878 007a 7B68     		ldr	r3, [r7, #4]
 4879 007c 1A60     		str	r2, [r3]
 4880              	.L237:
2287:Core/Src/stm32f103xx_CMSIS.c **** 		}
2288:Core/Src/stm32f103xx_CMSIS.c **** 
2289:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4881              		.loc 2 2289 10
 4882 007e 0023     		movs	r3, #0
 4883 0080 B4E0     		b	.L238
 4884              	.L234:
2290:Core/Src/stm32f103xx_CMSIS.c **** 	}
2291:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2292:Core/Src/stm32f103xx_CMSIS.c **** 
2293:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4885              		.loc 2 2293 2
 4886 0082 7B68     		ldr	r3, [r7, #4]
 4887 0084 1B68     		ldr	r3, [r3]
 4888 0086 23F40062 		bic	r2, r3, #2048
 4889 008a 7B68     		ldr	r3, [r7, #4]
 4890 008c 1A60     		str	r2, [r3]
2294:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 4891              		.loc 2 2294 2
 4892 008e 7B68     		ldr	r3, [r7, #4]
 4893 0090 1B68     		ldr	r3, [r3]
 4894 0092 43F48072 		orr	r2, r3, #256
 4895 0096 7B68     		ldr	r3, [r7, #4]
 4896 0098 1A60     		str	r2, [r3]
2295:Core/Src/stm32f103xx_CMSIS.c **** 
2296:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4897              		.loc 2 2296 21
 4898 009a 574A     		ldr	r2, .L253+4
 4899 009c 3B6A     		ldr	r3, [r7, #32]
 4900 009e 1360     		str	r3, [r2]
2297:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4901              		.loc 2 2297 8
 4902 00a0 05E0     		b	.L239
 4903              	.L240:
2298:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2299:Core/Src/stm32f103xx_CMSIS.c **** 
2300:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4904              		.loc 2 2300 7
 4905 00a2 554B     		ldr	r3, .L253+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 154


 4906 00a4 1B68     		ldr	r3, [r3]
 4907              		.loc 2 2300 6
 4908 00a6 002B     		cmp	r3, #0
 4909 00a8 01D1     		bne	.L239
2301:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4910              		.loc 2 2301 11
 4911 00aa 0023     		movs	r3, #0
 4912 00ac 9EE0     		b	.L238
 4913              	.L239:
2297:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4914              		.loc 2 2297 9
 4915 00ae 7B68     		ldr	r3, [r7, #4]
 4916 00b0 5B69     		ldr	r3, [r3, #20]
 4917 00b2 03F00103 		and	r3, r3, #1
2297:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4918              		.loc 2 2297 8
 4919 00b6 002B     		cmp	r3, #0
 4920 00b8 F3D0     		beq	.L240
2302:Core/Src/stm32f103xx_CMSIS.c **** 		}
2303:Core/Src/stm32f103xx_CMSIS.c **** 
2304:Core/Src/stm32f103xx_CMSIS.c **** 	}
2305:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2306:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2307:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4921              		.loc 2 2307 5
 4922 00ba 7B68     		ldr	r3, [r7, #4]
 4923 00bc 5B69     		ldr	r3, [r3, #20]
2308:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // + Write
 4924              		.loc 2 2308 27
 4925 00be FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4926 00c0 5B00     		lsls	r3, r3, #1
 4927 00c2 1A46     		mov	r2, r3
 4928              		.loc 2 2308 10
 4929 00c4 7B68     		ldr	r3, [r7, #4]
 4930 00c6 1A61     		str	r2, [r3, #16]
2309:Core/Src/stm32f103xx_CMSIS.c **** 
2310:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4931              		.loc 2 2310 21
 4932 00c8 4B4A     		ldr	r2, .L253+4
 4933 00ca 3B6A     		ldr	r3, [r7, #32]
 4934 00cc 1360     		str	r3, [r2]
2311:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4935              		.loc 2 2311 8
 4936 00ce 05E0     		b	.L241
 4937              	.L243:
2312:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2313:Core/Src/stm32f103xx_CMSIS.c **** 
2314:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4938              		.loc 2 2314 7
 4939 00d0 494B     		ldr	r3, .L253+4
 4940 00d2 1B68     		ldr	r3, [r3]
 4941              		.loc 2 2314 6
 4942 00d4 002B     		cmp	r3, #0
 4943 00d6 01D1     		bne	.L241
2315:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4944              		.loc 2 2315 11
 4945 00d8 0023     		movs	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 155


 4946 00da 87E0     		b	.L238
 4947              	.L241:
2311:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4948              		.loc 2 2311 10
 4949 00dc 7B68     		ldr	r3, [r7, #4]
 4950 00de 5B69     		ldr	r3, [r3, #20]
 4951 00e0 03F48063 		and	r3, r3, #1024
2311:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4952              		.loc 2 2311 8
 4953 00e4 002B     		cmp	r3, #0
 4954 00e6 05D1     		bne	.L242
2311:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4955              		.loc 2 2311 51 discriminator 1
 4956 00e8 7B68     		ldr	r3, [r7, #4]
 4957 00ea 5B69     		ldr	r3, [r3, #20]
 4958 00ec 03F00203 		and	r3, r3, #2
2311:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4959              		.loc 2 2311 47 discriminator 1
 4960 00f0 002B     		cmp	r3, #0
 4961 00f2 EDD0     		beq	.L243
 4962              	.L242:
2316:Core/Src/stm32f103xx_CMSIS.c **** 		}
2317:Core/Src/stm32f103xx_CMSIS.c **** 
2318:Core/Src/stm32f103xx_CMSIS.c **** 	}
2319:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4963              		.loc 2 2319 6
 4964 00f4 7B68     		ldr	r3, [r7, #4]
 4965 00f6 5B69     		ldr	r3, [r3, #20]
 4966 00f8 03F00203 		and	r3, r3, #2
 4967              		.loc 2 2319 5
 4968 00fc 002B     		cmp	r3, #0
 4969 00fe 68D0     		beq	.L244
2320:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2321:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2322:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4970              		.loc 2 2322 6
 4971 0100 7B68     		ldr	r3, [r7, #4]
 4972 0102 5B69     		ldr	r3, [r3, #20]
2323:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4973              		.loc 2 2323 6
 4974 0104 7B68     		ldr	r3, [r7, #4]
 4975 0106 9B69     		ldr	r3, [r3, #24]
 4976              	.LBB5:
2324:Core/Src/stm32f103xx_CMSIS.c **** 
2325:Core/Src/stm32f103xx_CMSIS.c **** 		/*  */
2326:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_adress; i++) {
 4977              		.loc 2 2326 17
 4978 0108 0023     		movs	r3, #0
 4979 010a FB81     		strh	r3, [r7, #14]	@ movhi
 4980              		.loc 2 2326 3
 4981 010c 28E0     		b	.L245
 4982              	.L248:
2327:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 4983              		.loc 2 2327 54
 4984 010e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 4985 0110 5A1E     		subs	r2, r3, #1
 4986              		.loc 2 2327 58
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 156


 4987 0112 FB89     		ldrh	r3, [r7, #14]
 4988 0114 D31A     		subs	r3, r2, r3
 4989 0116 1A46     		mov	r2, r3
 4990              		.loc 2 2327 39
 4991 0118 3B46     		mov	r3, r7
 4992 011a 1344     		add	r3, r3, r2
 4993              		.loc 2 2327 14
 4994 011c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4995 011e 1A46     		mov	r2, r3
 4996              		.loc 2 2327 12
 4997 0120 7B68     		ldr	r3, [r7, #4]
 4998 0122 1A61     		str	r2, [r3, #16]
2328:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 4999              		.loc 2 2328 10
 5000 0124 13E0     		b	.L246
 5001              	.L247:
2329:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2330:Core/Src/stm32f103xx_CMSIS.c **** 
2331:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5002              		.loc 2 2331 10
 5003 0126 7B68     		ldr	r3, [r7, #4]
 5004 0128 5B69     		ldr	r3, [r3, #20]
 5005 012a 03F48063 		and	r3, r3, #1024
 5006              		.loc 2 2331 8
 5007 012e 012B     		cmp	r3, #1
 5008 0130 0DD1     		bne	.L246
2332:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2333:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5009              		.loc 2 2333 6
 5010 0132 7B68     		ldr	r3, [r7, #4]
 5011 0134 1B68     		ldr	r3, [r3]
 5012 0136 43F40072 		orr	r2, r3, #512
 5013 013a 7B68     		ldr	r3, [r7, #4]
 5014 013c 1A60     		str	r2, [r3]
2334:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5015              		.loc 2 2334 6
 5016 013e 7B68     		ldr	r3, [r7, #4]
 5017 0140 5B69     		ldr	r3, [r3, #20]
 5018 0142 23F48062 		bic	r2, r3, #1024
 5019 0146 7B68     		ldr	r3, [r7, #4]
 5020 0148 5A61     		str	r2, [r3, #20]
2335:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5021              		.loc 2 2335 13
 5022 014a 0023     		movs	r3, #0
 5023 014c 4EE0     		b	.L238
 5024              	.L246:
2328:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5025              		.loc 2 2328 11
 5026 014e 7B68     		ldr	r3, [r7, #4]
 5027 0150 5B69     		ldr	r3, [r3, #20]
 5028 0152 03F08003 		and	r3, r3, #128
2328:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5029              		.loc 2 2328 10
 5030 0156 002B     		cmp	r3, #0
 5031 0158 E5D0     		beq	.L247
2326:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5032              		.loc 2 2326 42 discriminator 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 157


 5033 015a FB89     		ldrh	r3, [r7, #14]
 5034 015c 0133     		adds	r3, r3, #1
 5035 015e FB81     		strh	r3, [r7, #14]	@ movhi
 5036              	.L245:
2326:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5037              		.loc 2 2326 26 discriminator 1
 5038 0160 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5039 0162 9BB2     		uxth	r3, r3
2326:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5040              		.loc 2 2326 3 discriminator 1
 5041 0164 FA89     		ldrh	r2, [r7, #14]
 5042 0166 9A42     		cmp	r2, r3
 5043 0168 D1D3     		bcc	.L248
 5044              	.LBE5:
 5045              	.LBB6:
2336:Core/Src/stm32f103xx_CMSIS.c **** 				}
2337:Core/Src/stm32f103xx_CMSIS.c **** 			}
2338:Core/Src/stm32f103xx_CMSIS.c **** 		}
2339:Core/Src/stm32f103xx_CMSIS.c **** 
2340:Core/Src/stm32f103xx_CMSIS.c **** 		/*     ,   
2341:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 5046              		.loc 2 2341 17
 5047 016a 0023     		movs	r3, #0
 5048 016c BB81     		strh	r3, [r7, #12]	@ movhi
 5049              		.loc 2 2341 3
 5050 016e 24E0     		b	.L249
 5051              	.L252:
2342:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 5052              		.loc 2 2342 21
 5053 0170 BB89     		ldrh	r3, [r7, #12]
 5054 0172 BA69     		ldr	r2, [r7, #24]
 5055 0174 1344     		add	r3, r3, r2
 5056              		.loc 2 2342 14
 5057 0176 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5058 0178 1A46     		mov	r2, r3
 5059              		.loc 2 2342 12
 5060 017a 7B68     		ldr	r3, [r7, #4]
 5061 017c 1A61     		str	r2, [r3, #16]
2343:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 5062              		.loc 2 2343 10
 5063 017e 13E0     		b	.L250
 5064              	.L251:
2344:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2345:Core/Src/stm32f103xx_CMSIS.c **** 
2346:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5065              		.loc 2 2346 10
 5066 0180 7B68     		ldr	r3, [r7, #4]
 5067 0182 5B69     		ldr	r3, [r3, #20]
 5068 0184 03F48063 		and	r3, r3, #1024
 5069              		.loc 2 2346 8
 5070 0188 012B     		cmp	r3, #1
 5071 018a 0DD1     		bne	.L250
2347:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2348:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5072              		.loc 2 2348 6
 5073 018c 7B68     		ldr	r3, [r7, #4]
 5074 018e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 158


 5075 0190 43F40072 		orr	r2, r3, #512
 5076 0194 7B68     		ldr	r3, [r7, #4]
 5077 0196 1A60     		str	r2, [r3]
2349:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5078              		.loc 2 2349 6
 5079 0198 7B68     		ldr	r3, [r7, #4]
 5080 019a 5B69     		ldr	r3, [r3, #20]
 5081 019c 23F48062 		bic	r2, r3, #1024
 5082 01a0 7B68     		ldr	r3, [r7, #4]
 5083 01a2 5A61     		str	r2, [r3, #20]
2350:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5084              		.loc 2 2350 13
 5085 01a4 0023     		movs	r3, #0
 5086 01a6 21E0     		b	.L238
 5087              	.L250:
2343:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5088              		.loc 2 2343 11
 5089 01a8 7B68     		ldr	r3, [r7, #4]
 5090 01aa 5B69     		ldr	r3, [r3, #20]
 5091 01ac 03F08003 		and	r3, r3, #128
2343:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5092              		.loc 2 2343 10
 5093 01b0 002B     		cmp	r3, #0
 5094 01b2 E5D0     		beq	.L251
2341:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 5095              		.loc 2 2341 40 discriminator 2
 5096 01b4 BB89     		ldrh	r3, [r7, #12]
 5097 01b6 0133     		adds	r3, r3, #1
 5098 01b8 BB81     		strh	r3, [r7, #12]	@ movhi
 5099              	.L249:
2341:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 5100              		.loc 2 2341 3 discriminator 1
 5101 01ba BA89     		ldrh	r2, [r7, #12]
 5102 01bc BB8B     		ldrh	r3, [r7, #28]
 5103 01be 9A42     		cmp	r2, r3
 5104 01c0 D6D3     		bcc	.L252
 5105              	.LBE6:
2351:Core/Src/stm32f103xx_CMSIS.c **** 				}
2352:Core/Src/stm32f103xx_CMSIS.c **** 			}
2353:Core/Src/stm32f103xx_CMSIS.c **** 		}
2354:Core/Src/stm32f103xx_CMSIS.c **** 
2355:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5106              		.loc 2 2355 3
 5107 01c2 7B68     		ldr	r3, [r7, #4]
 5108 01c4 1B68     		ldr	r3, [r3]
 5109 01c6 43F40072 		orr	r2, r3, #512
 5110 01ca 7B68     		ldr	r3, [r7, #4]
 5111 01cc 1A60     		str	r2, [r3]
2356:Core/Src/stm32f103xx_CMSIS.c **** 
2357:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 5112              		.loc 2 2357 10
 5113 01ce 0123     		movs	r3, #1
 5114 01d0 0CE0     		b	.L238
 5115              	.L244:
2358:Core/Src/stm32f103xx_CMSIS.c **** 
2359:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2360:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 159


2361:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5116              		.loc 2 2361 3
 5117 01d2 7B68     		ldr	r3, [r7, #4]
 5118 01d4 1B68     		ldr	r3, [r3]
 5119 01d6 43F40072 		orr	r2, r3, #512
 5120 01da 7B68     		ldr	r3, [r7, #4]
 5121 01dc 1A60     		str	r2, [r3]
2362:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5122              		.loc 2 2362 3
 5123 01de 7B68     		ldr	r3, [r7, #4]
 5124 01e0 5B69     		ldr	r3, [r3, #20]
 5125 01e2 23F48062 		bic	r2, r3, #1024
 5126 01e6 7B68     		ldr	r3, [r7, #4]
 5127 01e8 5A61     		str	r2, [r3, #20]
2363:Core/Src/stm32f103xx_CMSIS.c **** 
2364:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5128              		.loc 2 2364 10
 5129 01ea 0023     		movs	r3, #0
 5130              	.L238:
2365:Core/Src/stm32f103xx_CMSIS.c **** 	}
2366:Core/Src/stm32f103xx_CMSIS.c **** }
 5131              		.loc 2 2366 1
 5132 01ec 1846     		mov	r0, r3
 5133 01ee 1037     		adds	r7, r7, #16
 5134              	.LCFI168:
 5135              		.cfi_def_cfa_offset 8
 5136 01f0 BD46     		mov	sp, r7
 5137              	.LCFI169:
 5138              		.cfi_def_cfa_register 13
 5139              		@ sp needed
 5140 01f2 80BD     		pop	{r7, pc}
 5141              	.L254:
 5142              		.align	2
 5143              	.L253:
 5144 01f4 000C0140 		.word	1073810432
 5145 01f8 00000000 		.word	Timeout_counter_ms
 5146              		.cfi_endproc
 5147              	.LFE107:
 5149              		.section	.text.CMSIS_I2C_MemRead,"ax",%progbits
 5150              		.align	1
 5151              		.global	CMSIS_I2C_MemRead
 5152              		.syntax unified
 5153              		.thumb
 5154              		.thumb_func
 5156              	CMSIS_I2C_MemRead:
 5157              	.LFB108:
2367:Core/Src/stm32f103xx_CMSIS.c **** 
2368:Core/Src/stm32f103xx_CMSIS.c **** 
2369:Core/Src/stm32f103xx_CMSIS.c **** /**
2370:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2371:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2372:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2373:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2374:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2375:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2376:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2377:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 160


2378:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False -
2379:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2380:Core/Src/stm32f103xx_CMSIS.c ****  */
2381:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemRead(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size_
 5158              		.loc 2 2381 164
 5159              		.cfi_startproc
 5160              		@ args = 12, pretend = 0, frame = 16
 5161              		@ frame_needed = 1, uses_anonymous_args = 0
 5162 0000 80B5     		push	{r7, lr}
 5163              	.LCFI170:
 5164              		.cfi_def_cfa_offset 8
 5165              		.cfi_offset 7, -8
 5166              		.cfi_offset 14, -4
 5167 0002 84B0     		sub	sp, sp, #16
 5168              	.LCFI171:
 5169              		.cfi_def_cfa_offset 24
 5170 0004 00AF     		add	r7, sp, #0
 5171              	.LCFI172:
 5172              		.cfi_def_cfa_register 7
 5173 0006 7860     		str	r0, [r7, #4]
 5174 0008 0846     		mov	r0, r1
 5175 000a 1146     		mov	r1, r2
 5176 000c 1A46     		mov	r2, r3
 5177 000e 0346     		mov	r3, r0
 5178 0010 FB70     		strb	r3, [r7, #3]
 5179 0012 0B46     		mov	r3, r1	@ movhi
 5180 0014 3B80     		strh	r3, [r7]	@ movhi
 5181 0016 1346     		mov	r3, r2
 5182 0018 BB70     		strb	r3, [r7, #2]
2382:Core/Src/stm32f103xx_CMSIS.c **** 
2383:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2384:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 5183              		.loc 2 2384 6
 5184 001a 7B68     		ldr	r3, [r7, #4]
 5185 001c 9B69     		ldr	r3, [r3, #24]
 5186 001e 03F00203 		and	r3, r3, #2
 5187              		.loc 2 2384 5
 5188 0022 002B     		cmp	r3, #0
 5189 0024 2DD0     		beq	.L256
2385:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2386:Core/Src/stm32f103xx_CMSIS.c **** 
2387:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 5190              		.loc 2 2387 8
 5191 0026 914B     		ldr	r3, .L283
 5192 0028 9B68     		ldr	r3, [r3, #8]
 5193 002a 03F04003 		and	r3, r3, #64
 5194              		.loc 2 2387 6
 5195 002e 002B     		cmp	r3, #0
 5196 0030 09D0     		beq	.L257
 5197              		.loc 2 2387 49 discriminator 1
 5198 0032 8E4B     		ldr	r3, .L283
 5199 0034 9B68     		ldr	r3, [r3, #8]
 5200 0036 03F08003 		and	r3, r3, #128
 5201              		.loc 2 2387 45 discriminator 1
 5202 003a 002B     		cmp	r3, #0
 5203 003c 03D0     		beq	.L257
2388:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 161


2389:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 5204              		.loc 2 2389 4
 5205 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2390:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 5206              		.loc 2 2390 4
 5207 0042 FFF7FEFF 		bl	CMSIS_I2C1_Init
 5208              	.L257:
2391:Core/Src/stm32f103xx_CMSIS.c **** 		}
2392:Core/Src/stm32f103xx_CMSIS.c **** 
2393:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 5209              		.loc 2 2393 7
 5210 0046 7B68     		ldr	r3, [r7, #4]
 5211 0048 9B69     		ldr	r3, [r3, #24]
 5212 004a 03F00103 		and	r3, r3, #1
 5213              		.loc 2 2393 6
 5214 004e 002B     		cmp	r3, #0
 5215 0050 05D0     		beq	.L258
2394:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2395:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 5216              		.loc 2 2395 4
 5217 0052 7B68     		ldr	r3, [r7, #4]
 5218 0054 1B68     		ldr	r3, [r3]
 5219 0056 43F40072 		orr	r2, r3, #512
 5220 005a 7B68     		ldr	r3, [r7, #4]
 5221 005c 1A60     		str	r2, [r3]
 5222              	.L258:
2396:Core/Src/stm32f103xx_CMSIS.c **** 		}
2397:Core/Src/stm32f103xx_CMSIS.c **** 
2398:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 5223              		.loc 2 2398 10
 5224 005e 7B68     		ldr	r3, [r7, #4]
 5225 0060 1B68     		ldr	r3, [r3]
 5226              		.loc 2 2398 6
 5227 0062 012B     		cmp	r3, #1
 5228 0064 0BD0     		beq	.L259
2399:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2400:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 5229              		.loc 2 2400 4
 5230 0066 7B68     		ldr	r3, [r7, #4]
 5231 0068 1B68     		ldr	r3, [r3]
 5232 006a 23F00102 		bic	r2, r3, #1
 5233 006e 7B68     		ldr	r3, [r7, #4]
 5234 0070 1A60     		str	r2, [r3]
2401:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 5235              		.loc 2 2401 4
 5236 0072 7B68     		ldr	r3, [r7, #4]
 5237 0074 1B68     		ldr	r3, [r3]
 5238 0076 43F00102 		orr	r2, r3, #1
 5239 007a 7B68     		ldr	r3, [r7, #4]
 5240 007c 1A60     		str	r2, [r3]
 5241              	.L259:
2402:Core/Src/stm32f103xx_CMSIS.c **** 		}
2403:Core/Src/stm32f103xx_CMSIS.c **** 
2404:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5242              		.loc 2 2404 10
 5243 007e 0023     		movs	r3, #0
 5244 0080 13E1     		b	.L260
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 162


 5245              	.L256:
2405:Core/Src/stm32f103xx_CMSIS.c **** 	}
2406:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2407:Core/Src/stm32f103xx_CMSIS.c **** 
2408:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 5246              		.loc 2 2408 2
 5247 0082 7B68     		ldr	r3, [r7, #4]
 5248 0084 1B68     		ldr	r3, [r3]
 5249 0086 23F40062 		bic	r2, r3, #2048
 5250 008a 7B68     		ldr	r3, [r7, #4]
 5251 008c 1A60     		str	r2, [r3]
2409:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 5252              		.loc 2 2409 2
 5253 008e 7B68     		ldr	r3, [r7, #4]
 5254 0090 1B68     		ldr	r3, [r3]
 5255 0092 43F48072 		orr	r2, r3, #256
 5256 0096 7B68     		ldr	r3, [r7, #4]
 5257 0098 1A60     		str	r2, [r3]
2410:Core/Src/stm32f103xx_CMSIS.c **** 
2411:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 5258              		.loc 2 2411 21
 5259 009a 754A     		ldr	r2, .L283+4
 5260 009c 3B6A     		ldr	r3, [r7, #32]
 5261 009e 1360     		str	r3, [r2]
2412:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5262              		.loc 2 2412 8
 5263 00a0 05E0     		b	.L261
 5264              	.L262:
2413:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2414:Core/Src/stm32f103xx_CMSIS.c **** 
2415:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 5265              		.loc 2 2415 7
 5266 00a2 734B     		ldr	r3, .L283+4
 5267 00a4 1B68     		ldr	r3, [r3]
 5268              		.loc 2 2415 6
 5269 00a6 002B     		cmp	r3, #0
 5270 00a8 01D1     		bne	.L261
2416:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 5271              		.loc 2 2416 11
 5272 00aa 0023     		movs	r3, #0
 5273 00ac FDE0     		b	.L260
 5274              	.L261:
2412:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5275              		.loc 2 2412 9
 5276 00ae 7B68     		ldr	r3, [r7, #4]
 5277 00b0 5B69     		ldr	r3, [r3, #20]
 5278 00b2 03F00103 		and	r3, r3, #1
2412:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5279              		.loc 2 2412 8
 5280 00b6 002B     		cmp	r3, #0
 5281 00b8 F3D0     		beq	.L262
2417:Core/Src/stm32f103xx_CMSIS.c **** 		}
2418:Core/Src/stm32f103xx_CMSIS.c **** 
2419:Core/Src/stm32f103xx_CMSIS.c **** 	}
2420:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2421:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2422:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 163


 5282              		.loc 2 2422 5
 5283 00ba 7B68     		ldr	r3, [r7, #4]
 5284 00bc 5B69     		ldr	r3, [r3, #20]
2423:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // +  Write
 5285              		.loc 2 2423 27
 5286 00be FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5287 00c0 5B00     		lsls	r3, r3, #1
 5288 00c2 1A46     		mov	r2, r3
 5289              		.loc 2 2423 10
 5290 00c4 7B68     		ldr	r3, [r7, #4]
 5291 00c6 1A61     		str	r2, [r3, #16]
2424:Core/Src/stm32f103xx_CMSIS.c **** 
2425:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 5292              		.loc 2 2425 21
 5293 00c8 694A     		ldr	r2, .L283+4
 5294 00ca 3B6A     		ldr	r3, [r7, #32]
 5295 00cc 1360     		str	r3, [r2]
2426:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5296              		.loc 2 2426 8
 5297 00ce 05E0     		b	.L263
 5298              	.L265:
2427:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2428:Core/Src/stm32f103xx_CMSIS.c **** 
2429:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 5299              		.loc 2 2429 7
 5300 00d0 674B     		ldr	r3, .L283+4
 5301 00d2 1B68     		ldr	r3, [r3]
 5302              		.loc 2 2429 6
 5303 00d4 002B     		cmp	r3, #0
 5304 00d6 01D1     		bne	.L263
2430:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 5305              		.loc 2 2430 11
 5306 00d8 0023     		movs	r3, #0
 5307 00da E6E0     		b	.L260
 5308              	.L263:
2426:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5309              		.loc 2 2426 10
 5310 00dc 7B68     		ldr	r3, [r7, #4]
 5311 00de 5B69     		ldr	r3, [r3, #20]
 5312 00e0 03F48063 		and	r3, r3, #1024
2426:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5313              		.loc 2 2426 8
 5314 00e4 002B     		cmp	r3, #0
 5315 00e6 05D1     		bne	.L264
2426:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5316              		.loc 2 2426 51 discriminator 1
 5317 00e8 7B68     		ldr	r3, [r7, #4]
 5318 00ea 5B69     		ldr	r3, [r3, #20]
 5319 00ec 03F00203 		and	r3, r3, #2
2426:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5320              		.loc 2 2426 47 discriminator 1
 5321 00f0 002B     		cmp	r3, #0
 5322 00f2 EDD0     		beq	.L265
 5323              	.L264:
2431:Core/Src/stm32f103xx_CMSIS.c **** 		}
2432:Core/Src/stm32f103xx_CMSIS.c **** 
2433:Core/Src/stm32f103xx_CMSIS.c **** 	}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 164


2434:Core/Src/stm32f103xx_CMSIS.c **** 
2435:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5324              		.loc 2 2435 6
 5325 00f4 7B68     		ldr	r3, [r7, #4]
 5326 00f6 5B69     		ldr	r3, [r3, #20]
 5327 00f8 03F00203 		and	r3, r3, #2
 5328              		.loc 2 2435 5
 5329 00fc 002B     		cmp	r3, #0
 5330 00fe 00F0C780 		beq	.L266
2436:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2437:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2438:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 5331              		.loc 2 2438 6
 5332 0102 7B68     		ldr	r3, [r7, #4]
 5333 0104 5B69     		ldr	r3, [r3, #20]
2439:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 5334              		.loc 2 2439 6
 5335 0106 7B68     		ldr	r3, [r7, #4]
 5336 0108 9B69     		ldr	r3, [r3, #24]
 5337              	.LBB7:
2440:Core/Src/stm32f103xx_CMSIS.c **** 
2441:Core/Src/stm32f103xx_CMSIS.c **** 		/*  */
2442:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_adress; i++) {
 5338              		.loc 2 2442 17
 5339 010a 0023     		movs	r3, #0
 5340 010c FB81     		strh	r3, [r7, #14]	@ movhi
 5341              		.loc 2 2442 3
 5342 010e 28E0     		b	.L267
 5343              	.L270:
2443:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5344              		.loc 2 2443 54
 5345 0110 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5346 0112 5A1E     		subs	r2, r3, #1
 5347              		.loc 2 2443 58
 5348 0114 FB89     		ldrh	r3, [r7, #14]
 5349 0116 D31A     		subs	r3, r2, r3
 5350 0118 1A46     		mov	r2, r3
 5351              		.loc 2 2443 39
 5352 011a 3B46     		mov	r3, r7
 5353 011c 1344     		add	r3, r3, r2
 5354              		.loc 2 2443 14
 5355 011e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5356 0120 1A46     		mov	r2, r3
 5357              		.loc 2 2443 12
 5358 0122 7B68     		ldr	r3, [r7, #4]
 5359 0124 1A61     		str	r2, [r3, #16]
2444:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 5360              		.loc 2 2444 10
 5361 0126 13E0     		b	.L268
 5362              	.L269:
2445:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2446:Core/Src/stm32f103xx_CMSIS.c **** 
2447:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5363              		.loc 2 2447 10
 5364 0128 7B68     		ldr	r3, [r7, #4]
 5365 012a 5B69     		ldr	r3, [r3, #20]
 5366 012c 03F48063 		and	r3, r3, #1024
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 165


 5367              		.loc 2 2447 8
 5368 0130 012B     		cmp	r3, #1
 5369 0132 0DD1     		bne	.L268
2448:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2449:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5370              		.loc 2 2449 6
 5371 0134 7B68     		ldr	r3, [r7, #4]
 5372 0136 1B68     		ldr	r3, [r3]
 5373 0138 43F40072 		orr	r2, r3, #512
 5374 013c 7B68     		ldr	r3, [r7, #4]
 5375 013e 1A60     		str	r2, [r3]
2450:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5376              		.loc 2 2450 6
 5377 0140 7B68     		ldr	r3, [r7, #4]
 5378 0142 5B69     		ldr	r3, [r3, #20]
 5379 0144 23F48062 		bic	r2, r3, #1024
 5380 0148 7B68     		ldr	r3, [r7, #4]
 5381 014a 5A61     		str	r2, [r3, #20]
2451:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5382              		.loc 2 2451 13
 5383 014c 0023     		movs	r3, #0
 5384 014e ACE0     		b	.L260
 5385              	.L268:
2444:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5386              		.loc 2 2444 11
 5387 0150 7B68     		ldr	r3, [r7, #4]
 5388 0152 5B69     		ldr	r3, [r3, #20]
 5389 0154 03F08003 		and	r3, r3, #128
2444:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5390              		.loc 2 2444 10
 5391 0158 002B     		cmp	r3, #0
 5392 015a E5D0     		beq	.L269
2442:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5393              		.loc 2 2442 42 discriminator 2
 5394 015c FB89     		ldrh	r3, [r7, #14]
 5395 015e 0133     		adds	r3, r3, #1
 5396 0160 FB81     		strh	r3, [r7, #14]	@ movhi
 5397              	.L267:
2442:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5398              		.loc 2 2442 26 discriminator 1
 5399 0162 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5400 0164 9BB2     		uxth	r3, r3
2442:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5401              		.loc 2 2442 3 discriminator 1
 5402 0166 FA89     		ldrh	r2, [r7, #14]
 5403 0168 9A42     		cmp	r2, r3
 5404 016a D1D3     		bcc	.L270
 5405              	.LBE7:
2452:Core/Src/stm32f103xx_CMSIS.c **** 				}
2453:Core/Src/stm32f103xx_CMSIS.c **** 			}
2454:Core/Src/stm32f103xx_CMSIS.c **** 		}
2455:Core/Src/stm32f103xx_CMSIS.c **** 
2456:Core/Src/stm32f103xx_CMSIS.c **** 		// 
2457:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_START); //.
 5406              		.loc 2 2457 3
 5407 016c 7B68     		ldr	r3, [r7, #4]
 5408 016e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 166


 5409 0170 43F48072 		orr	r2, r3, #256
 5410 0174 7B68     		ldr	r3, [r7, #4]
 5411 0176 1A60     		str	r2, [r3]
2458:Core/Src/stm32f103xx_CMSIS.c **** 
2459:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5412              		.loc 2 2459 22
 5413 0178 3D4A     		ldr	r2, .L283+4
 5414 017a 3B6A     		ldr	r3, [r7, #32]
 5415 017c 1360     		str	r3, [r2]
2460:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5416              		.loc 2 2460 9
 5417 017e 05E0     		b	.L271
 5418              	.L272:
2461:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    Start condition generated
2462:Core/Src/stm32f103xx_CMSIS.c **** 
2463:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5419              		.loc 2 2463 8
 5420 0180 3B4B     		ldr	r3, .L283+4
 5421 0182 1B68     		ldr	r3, [r3]
 5422              		.loc 2 2463 7
 5423 0184 002B     		cmp	r3, #0
 5424 0186 01D1     		bne	.L271
2464:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5425              		.loc 2 2464 12
 5426 0188 0023     		movs	r3, #0
 5427 018a 8EE0     		b	.L260
 5428              	.L271:
2460:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5429              		.loc 2 2460 10
 5430 018c 7B68     		ldr	r3, [r7, #4]
 5431 018e 5B69     		ldr	r3, [r3, #20]
 5432 0190 03F00103 		and	r3, r3, #1
2460:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5433              		.loc 2 2460 9
 5434 0194 002B     		cmp	r3, #0
 5435 0196 F3D0     		beq	.L272
2465:Core/Src/stm32f103xx_CMSIS.c **** 			}
2466:Core/Src/stm32f103xx_CMSIS.c **** 
2467:Core/Src/stm32f103xx_CMSIS.c **** 		}
2468:Core/Src/stm32f103xx_CMSIS.c **** 		//!
2469:Core/Src/stm32f103xx_CMSIS.c **** 		/*  I2C_SR1_SB     
2470:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 5436              		.loc 2 2470 6
 5437 0198 7B68     		ldr	r3, [r7, #4]
 5438 019a 5B69     		ldr	r3, [r3, #20]
2471:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->DR = (Adress_Device << 1 | 1); // +  Read
 5439              		.loc 2 2471 28
 5440 019c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5441 019e 5B00     		lsls	r3, r3, #1
 5442              		.loc 2 2471 33
 5443 01a0 43F00103 		orr	r3, r3, #1
 5444 01a4 1A46     		mov	r2, r3
 5445              		.loc 2 2471 11
 5446 01a6 7B68     		ldr	r3, [r7, #4]
 5447 01a8 1A61     		str	r2, [r3, #16]
2472:Core/Src/stm32f103xx_CMSIS.c **** 
2473:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 167


 5448              		.loc 2 2473 22
 5449 01aa 314A     		ldr	r2, .L283+4
 5450 01ac 3B6A     		ldr	r3, [r7, #32]
 5451 01ae 1360     		str	r3, [r2]
2474:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5452              		.loc 2 2474 9
 5453 01b0 05E0     		b	.L273
 5454              	.L275:
2475:Core/Src/stm32f103xx_CMSIS.c **** 			//,   
2476:Core/Src/stm32f103xx_CMSIS.c **** 
2477:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5455              		.loc 2 2477 8
 5456 01b2 2F4B     		ldr	r3, .L283+4
 5457 01b4 1B68     		ldr	r3, [r3]
 5458              		.loc 2 2477 7
 5459 01b6 002B     		cmp	r3, #0
 5460 01b8 01D1     		bne	.L273
2478:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5461              		.loc 2 2478 12
 5462 01ba 0023     		movs	r3, #0
 5463 01bc 75E0     		b	.L260
 5464              	.L273:
2474:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5465              		.loc 2 2474 11
 5466 01be 7B68     		ldr	r3, [r7, #4]
 5467 01c0 5B69     		ldr	r3, [r3, #20]
 5468 01c2 03F48063 		and	r3, r3, #1024
2474:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5469              		.loc 2 2474 9
 5470 01c6 002B     		cmp	r3, #0
 5471 01c8 05D1     		bne	.L274
2474:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5472              		.loc 2 2474 52 discriminator 1
 5473 01ca 7B68     		ldr	r3, [r7, #4]
 5474 01cc 5B69     		ldr	r3, [r3, #20]
 5475 01ce 03F00203 		and	r3, r3, #2
2474:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5476              		.loc 2 2474 48 discriminator 1
 5477 01d2 002B     		cmp	r3, #0
 5478 01d4 EDD0     		beq	.L275
 5479              	.L274:
2479:Core/Src/stm32f103xx_CMSIS.c **** 			}
2480:Core/Src/stm32f103xx_CMSIS.c **** 
2481:Core/Src/stm32f103xx_CMSIS.c **** 		}
2482:Core/Src/stm32f103xx_CMSIS.c **** 
2483:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5480              		.loc 2 2483 7
 5481 01d6 7B68     		ldr	r3, [r7, #4]
 5482 01d8 5B69     		ldr	r3, [r3, #20]
 5483 01da 03F00203 		and	r3, r3, #2
 5484              		.loc 2 2483 6
 5485 01de 002B     		cmp	r3, #0
 5486 01e0 48D0     		beq	.L276
2484:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,   ADDR
2485:Core/Src/stm32f103xx_CMSIS.c **** 			/*  ADDR   SR1,   SR2*/
2486:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->SR1;
 5487              		.loc 2 2486 7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 168


 5488 01e2 7B68     		ldr	r3, [r7, #4]
 5489 01e4 5B69     		ldr	r3, [r3, #20]
2487:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->SR2;
 5490              		.loc 2 2487 7
 5491 01e6 7B68     		ldr	r3, [r7, #4]
 5492 01e8 9B69     		ldr	r3, [r3, #24]
 5493              	.LBB8:
2488:Core/Src/stm32f103xx_CMSIS.c **** 
2489:Core/Src/stm32f103xx_CMSIS.c **** 			/* ,    */
2490:Core/Src/stm32f103xx_CMSIS.c **** 			for (uint16_t i = 0; i < Size_data; i++) {
 5494              		.loc 2 2490 18
 5495 01ea 0023     		movs	r3, #0
 5496 01ec BB81     		strh	r3, [r7, #12]	@ movhi
 5497              		.loc 2 2490 4
 5498 01ee 36E0     		b	.L277
 5499              	.L282:
2491:Core/Src/stm32f103xx_CMSIS.c **** 				if (i < Size_data - 1) {
 5500              		.loc 2 2491 11
 5501 01f0 BA89     		ldrh	r2, [r7, #12]
 5502              		.loc 2 2491 23
 5503 01f2 BB8B     		ldrh	r3, [r7, #28]
 5504 01f4 013B     		subs	r3, r3, #1
 5505              		.loc 2 2491 8
 5506 01f6 9A42     		cmp	r2, r3
 5507 01f8 14DA     		bge	.L278
2492:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_ACK); //     
 5508              		.loc 2 2492 6
 5509 01fa 7B68     		ldr	r3, [r7, #4]
 5510 01fc 1B68     		ldr	r3, [r3]
 5511 01fe 43F48062 		orr	r2, r3, #1024
 5512 0202 7B68     		ldr	r3, [r7, #4]
 5513 0204 1A60     		str	r2, [r3]
2493:Core/Src/stm32f103xx_CMSIS.c **** 					while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) ;
 5514              		.loc 2 2493 12
 5515 0206 00BF     		nop
 5516              	.L279:
 5517              		.loc 2 2493 13 discriminator 1
 5518 0208 7B68     		ldr	r3, [r7, #4]
 5519 020a 5B69     		ldr	r3, [r3, #20]
 5520 020c 03F04003 		and	r3, r3, #64
 5521              		.loc 2 2493 12 discriminator 1
 5522 0210 002B     		cmp	r3, #0
 5523 0212 F9D0     		beq	.L279
2494:Core/Src/stm32f103xx_CMSIS.c **** 					*(data + i) = I2C->DR; // 
 5524              		.loc 2 2494 23
 5525 0214 7B68     		ldr	r3, [r7, #4]
 5526 0216 1969     		ldr	r1, [r3, #16]
 5527              		.loc 2 2494 13
 5528 0218 BB89     		ldrh	r3, [r7, #12]
 5529 021a BA69     		ldr	r2, [r7, #24]
 5530 021c 1344     		add	r3, r3, r2
 5531              		.loc 2 2494 18
 5532 021e CAB2     		uxtb	r2, r1
 5533 0220 1A70     		strb	r2, [r3]
 5534 0222 19E0     		b	.L280
 5535              	.L278:
2495:Core/Src/stm32f103xx_CMSIS.c **** 				} else {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 169


2496:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->CR1, I2C_CR1_ACK); //  ,   
 5536              		.loc 2 2496 6
 5537 0224 7B68     		ldr	r3, [r7, #4]
 5538 0226 1B68     		ldr	r3, [r3]
 5539 0228 23F48062 		bic	r2, r3, #1024
 5540 022c 7B68     		ldr	r3, [r7, #4]
 5541 022e 1A60     		str	r2, [r3]
2497:Core/Src/stm32f103xx_CMSIS.c **** 
2498:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5542              		.loc 2 2498 6
 5543 0230 7B68     		ldr	r3, [r7, #4]
 5544 0232 1B68     		ldr	r3, [r3]
 5545 0234 43F40072 		orr	r2, r3, #512
 5546 0238 7B68     		ldr	r3, [r7, #4]
 5547 023a 1A60     		str	r2, [r3]
2499:Core/Src/stm32f103xx_CMSIS.c **** 					while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) ; //,  
 5548              		.loc 2 2499 12
 5549 023c 00BF     		nop
 5550              	.L281:
 5551              		.loc 2 2499 13 discriminator 1
 5552 023e 7B68     		ldr	r3, [r7, #4]
 5553 0240 5B69     		ldr	r3, [r3, #20]
 5554 0242 03F04003 		and	r3, r3, #64
 5555              		.loc 2 2499 12 discriminator 1
 5556 0246 002B     		cmp	r3, #0
 5557 0248 F9D0     		beq	.L281
2500:Core/Src/stm32f103xx_CMSIS.c **** 					*(data + i) = I2C->DR; // 
 5558              		.loc 2 2500 23
 5559 024a 7B68     		ldr	r3, [r7, #4]
 5560 024c 1969     		ldr	r1, [r3, #16]
 5561              		.loc 2 2500 13
 5562 024e BB89     		ldrh	r3, [r7, #12]
 5563 0250 BA69     		ldr	r2, [r7, #24]
 5564 0252 1344     		add	r3, r3, r2
 5565              		.loc 2 2500 18
 5566 0254 CAB2     		uxtb	r2, r1
 5567 0256 1A70     		strb	r2, [r3]
 5568              	.L280:
2490:Core/Src/stm32f103xx_CMSIS.c **** 				if (i < Size_data - 1) {
 5569              		.loc 2 2490 41 discriminator 2
 5570 0258 BB89     		ldrh	r3, [r7, #12]
 5571 025a 0133     		adds	r3, r3, #1
 5572 025c BB81     		strh	r3, [r7, #12]	@ movhi
 5573              	.L277:
2490:Core/Src/stm32f103xx_CMSIS.c **** 				if (i < Size_data - 1) {
 5574              		.loc 2 2490 4 discriminator 1
 5575 025e BA89     		ldrh	r2, [r7, #12]
 5576 0260 BB8B     		ldrh	r3, [r7, #28]
 5577 0262 9A42     		cmp	r2, r3
 5578 0264 C4D3     		bcc	.L282
 5579              	.LBE8:
2501:Core/Src/stm32f103xx_CMSIS.c **** 				}
2502:Core/Src/stm32f103xx_CMSIS.c **** 			} return true;
 5580              		.loc 2 2502 13
 5581 0266 0123     		movs	r3, #1
 5582 0268 1FE0     		b	.L260
 5583              	.L284:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 170


 5584 026a 00BF     		.align	2
 5585              	.L283:
 5586 026c 000C0140 		.word	1073810432
 5587 0270 00000000 		.word	Timeout_counter_ms
 5588              	.L276:
2503:Core/Src/stm32f103xx_CMSIS.c **** 
2504:Core/Src/stm32f103xx_CMSIS.c **** 		} else {
2505:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,  1  I2C_SR1_AF 
2506:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5589              		.loc 2 2506 4
 5590 0274 7B68     		ldr	r3, [r7, #4]
 5591 0276 1B68     		ldr	r3, [r3]
 5592 0278 43F40072 		orr	r2, r3, #512
 5593 027c 7B68     		ldr	r3, [r7, #4]
 5594 027e 1A60     		str	r2, [r3]
2507:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5595              		.loc 2 2507 4
 5596 0280 7B68     		ldr	r3, [r7, #4]
 5597 0282 5B69     		ldr	r3, [r3, #20]
 5598 0284 23F48062 		bic	r2, r3, #1024
 5599 0288 7B68     		ldr	r3, [r7, #4]
 5600 028a 5A61     		str	r2, [r3, #20]
2508:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 5601              		.loc 2 2508 11
 5602 028c 0023     		movs	r3, #0
 5603 028e 0CE0     		b	.L260
 5604              	.L266:
2509:Core/Src/stm32f103xx_CMSIS.c **** 		}
2510:Core/Src/stm32f103xx_CMSIS.c **** 
2511:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2512:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2513:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5605              		.loc 2 2513 3
 5606 0290 7B68     		ldr	r3, [r7, #4]
 5607 0292 1B68     		ldr	r3, [r3]
 5608 0294 43F40072 		orr	r2, r3, #512
 5609 0298 7B68     		ldr	r3, [r7, #4]
 5610 029a 1A60     		str	r2, [r3]
2514:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5611              		.loc 2 2514 3
 5612 029c 7B68     		ldr	r3, [r7, #4]
 5613 029e 5B69     		ldr	r3, [r3, #20]
 5614 02a0 23F48062 		bic	r2, r3, #1024
 5615 02a4 7B68     		ldr	r3, [r7, #4]
 5616 02a6 5A61     		str	r2, [r3, #20]
2515:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5617              		.loc 2 2515 10
 5618 02a8 0023     		movs	r3, #0
 5619              	.L260:
2516:Core/Src/stm32f103xx_CMSIS.c **** 	}
2517:Core/Src/stm32f103xx_CMSIS.c **** }
 5620              		.loc 2 2517 1
 5621 02aa 1846     		mov	r0, r3
 5622 02ac 1037     		adds	r7, r7, #16
 5623              	.LCFI173:
 5624              		.cfi_def_cfa_offset 8
 5625 02ae BD46     		mov	sp, r7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 171


 5626              	.LCFI174:
 5627              		.cfi_def_cfa_register 13
 5628              		@ sp needed
 5629 02b0 80BD     		pop	{r7, pc}
 5630              		.cfi_endproc
 5631              	.LFE108:
 5633 02b2 00BF     		.section	.text.CMSIS_SPI1_init,"ax",%progbits
 5634              		.align	1
 5635              		.global	CMSIS_SPI1_init
 5636              		.syntax unified
 5637              		.thumb
 5638              		.thumb_func
 5640              	CMSIS_SPI1_init:
 5641              	.LFB109:
2518:Core/Src/stm32f103xx_CMSIS.c **** 
2519:Core/Src/stm32f103xx_CMSIS.c **** 
2520:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  SPI ========================================
2521:Core/Src/stm32f103xx_CMSIS.c **** 
2522:Core/Src/stm32f103xx_CMSIS.c **** /**
2523:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2524:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Serial peripheral interface (SPI)
2525:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .25 Serial peripheral interface (SPI) (. 699)
2526:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2527:Core/Src/stm32f103xx_CMSIS.c **** */
2528:Core/Src/stm32f103xx_CMSIS.c **** 
2529:Core/Src/stm32f103xx_CMSIS.c **** /* */
2530:Core/Src/stm32f103xx_CMSIS.c **** /*
2531:Core/Src/stm32f103xx_CMSIS.c ****  *  , , 
2532:Core/Src/stm32f103xx_CMSIS.c ****  *    ,  , 
2533:Core/Src/stm32f103xx_CMSIS.c ****  *   SCK    
2534:Core/Src/stm32f103xx_CMSIS.c ****  *     .
2535:Core/Src/stm32f103xx_CMSIS.c ****  */
2536:Core/Src/stm32f103xx_CMSIS.c **** 
2537:Core/Src/stm32f103xx_CMSIS.c ****  /*:*/
2538:Core/Src/stm32f103xx_CMSIS.c ****  /*
2539:Core/Src/stm32f103xx_CMSIS.c ****   * -        
2540:Core/Src/stm32f103xx_CMSIS.c ****   * -        
2541:Core/Src/stm32f103xx_CMSIS.c ****   * -   8  16   
2542:Core/Src/stm32f103xx_CMSIS.c ****   * -    Master  Slave
2543:Core/Src/stm32f103xx_CMSIS.c ****   * -     Multimaster
2544:Core/Src/stm32f103xx_CMSIS.c ****   * - 8     
2545:Core/Src/stm32f103xx_CMSIS.c ****   * -    (fPCLK/2 max)
2546:Core/Src/stm32f103xx_CMSIS.c ****   * -   ,   ,    
2547:Core/Src/stm32f103xx_CMSIS.c ****   * -  NSS     
2548:Core/Src/stm32f103xx_CMSIS.c ****   *      :    
2549:Core/Src/stm32f103xx_CMSIS.c ****   * -     (Polarity and phase)
2550:Core/Src/stm32f103xx_CMSIS.c ****   * -       
2551:Core/Src/stm32f103xx_CMSIS.c ****   * -       
2552:Core/Src/stm32f103xx_CMSIS.c ****   * -     SPI
2553:Core/Src/stm32f103xx_CMSIS.c ****   * -  CRC:
2554:Core/Src/stm32f103xx_CMSIS.c ****   *   -  CRC   ,   
2555:Core/Src/stm32f103xx_CMSIS.c ****   *   -    CRC   
2556:Core/Src/stm32f103xx_CMSIS.c ****   * -  ,    CRC  
2557:Core/Src/stm32f103xx_CMSIS.c ****   * - 1        DM
2558:Core/Src/stm32f103xx_CMSIS.c ****  */
2559:Core/Src/stm32f103xx_CMSIS.c **** 
2560:Core/Src/stm32f103xx_CMSIS.c ****  /*SPI interrupts (. .. 25.3.11 .722)*/
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 172


2561:Core/Src/stm32f103xx_CMSIS.c ****  /*---------------------SPI interrupt requests-------------------------*/
2562:Core/Src/stm32f103xx_CMSIS.c ****  /*______________________________________________________________________________
2563:Core/Src/stm32f103xx_CMSIS.c ****    |______Interrupt event________|_______Event flag______|___Enable Control bit__|
2564:Core/Src/stm32f103xx_CMSIS.c ****    |Transmit buffer empty flag   |          TXE          |          TXEIE        |
2565:Core/Src/stm32f103xx_CMSIS.c ****    |Receive buffer not empty flag|          RXNE         |__________RXNEIE_______|
2566:Core/Src/stm32f103xx_CMSIS.c ****    |Master Mode fault event      |          MODF         |                       |
2567:Core/Src/stm32f103xx_CMSIS.c ****    |Overrun error                |          OVR          |          ERRIE        |
2568:Core/Src/stm32f103xx_CMSIS.c ****    |CRC error flag_______________|__________CRCERR_______|_______________________|
2569:Core/Src/stm32f103xx_CMSIS.c **** 
2570:Core/Src/stm32f103xx_CMSIS.c ****    */
2571:Core/Src/stm32f103xx_CMSIS.c **** 
2572:Core/Src/stm32f103xx_CMSIS.c ****    /*----SPI and I2S registers( .. 25.5   742)-------*/
2573:Core/Src/stm32f103xx_CMSIS.c **** 
2574:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SPI1_init(void) {
 5642              		.loc 2 2574 28
 5643              		.cfi_startproc
 5644              		@ args = 0, pretend = 0, frame = 0
 5645              		@ frame_needed = 1, uses_anonymous_args = 0
 5646              		@ link register save eliminated.
 5647 0000 80B4     		push	{r7}
 5648              	.LCFI175:
 5649              		.cfi_def_cfa_offset 4
 5650              		.cfi_offset 7, -4
 5651 0002 00AF     		add	r7, sp, #0
 5652              	.LCFI176:
 5653              		.cfi_def_cfa_register 7
2575:Core/Src/stm32f103xx_CMSIS.c **** 	/* GPIO*/
2576:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 5654              		.loc 2 2576 2
 5655 0004 5F4B     		ldr	r3, .L286
 5656 0006 9B69     		ldr	r3, [r3, #24]
 5657 0008 5E4A     		ldr	r2, .L286
 5658 000a 43F00103 		orr	r3, r3, #1
 5659 000e 9361     		str	r3, [r2, #24]
2577:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); //  SPI1
 5660              		.loc 2 2577 2
 5661 0010 5C4B     		ldr	r3, .L286
 5662 0012 9B69     		ldr	r3, [r3, #24]
 5663 0014 5B4A     		ldr	r2, .L286
 5664 0016 43F48053 		orr	r3, r3, #4096
 5665 001a 9361     		str	r3, [r2, #24]
2578:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 5666              		.loc 2 2578 2
 5667 001c 594B     		ldr	r3, .L286
 5668 001e 9B69     		ldr	r3, [r3, #24]
 5669 0020 584A     		ldr	r2, .L286
 5670 0022 43F00403 		orr	r3, r3, #4
 5671 0026 9361     		str	r3, [r2, #24]
2579:Core/Src/stm32f103xx_CMSIS.c **** 	/* :*/
2580:Core/Src/stm32f103xx_CMSIS.c **** 	//PA4 - NSS
2581:Core/Src/stm32f103xx_CMSIS.c **** 	//PA5 - SCK
2582:Core/Src/stm32f103xx_CMSIS.c **** 	//PA6 - MISO
2583:Core/Src/stm32f103xx_CMSIS.c **** 	//PA7 - MOSI
2584:Core/Src/stm32f103xx_CMSIS.c **** 	//   SPI   Master
2585:Core/Src/stm32f103xx_CMSIS.c **** 	/*
2586:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_SCK  Master - Alternate function push-pull
2587:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_MOSI:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 173


2588:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Full duplex / master - Alternate function push-pull
2589:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Simplex bidirectional data wire / master - Alternate function push-pull
2590:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_MISO:
2591:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Full duplex / master - Input floating / Input pull-up
2592:Core/Src/stm32f103xx_CMSIS.c **** 	 *
2593:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_NSS:
2594:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Hardware master /slave - Input floating/ Input pull-up / Input pull-down
2595:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Hardware master/ NSS output enabled - Alternate function push-pull
2596:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Software - Not used. Can be used as a GPIO
2597:Core/Src/stm32f103xx_CMSIS.c **** 	 */
2598:Core/Src/stm32f103xx_CMSIS.c **** 	 //      SPI, 
2599:Core/Src/stm32f103xx_CMSIS.c **** 
2600:Core/Src/stm32f103xx_CMSIS.c **** 	 /*SPI control register 1 (SPI_CR1) (not used in I2S mode)(. .. 25.5.1  742)*/
2601:Core/Src/stm32f103xx_CMSIS.c **** 	/*
2602:Core/Src/stm32f103xx_CMSIS.c **** 	 * Bits 5:3 BR[2:0]: Baud rate control
2603:Core/Src/stm32f103xx_CMSIS.c **** 	 * 000: fPCLK/2
2604:Core/Src/stm32f103xx_CMSIS.c **** 	 * 001: fPCLK/4
2605:Core/Src/stm32f103xx_CMSIS.c **** 	 * 010: fPCLK/8
2606:Core/Src/stm32f103xx_CMSIS.c **** 	 * 011: fPCLK/16
2607:Core/Src/stm32f103xx_CMSIS.c **** 	 * 100: fPCLK/32
2608:Core/Src/stm32f103xx_CMSIS.c **** 	 * 101: fPCLK/64
2609:Core/Src/stm32f103xx_CMSIS.c **** 	 * 110: fPCLK/128
2610:Core/Src/stm32f103xx_CMSIS.c **** 	 * 111: fPCLK/256
2611:Core/Src/stm32f103xx_CMSIS.c **** 	 * */
2612:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(SPI1->CR1, SPI_CR1_BR, 0b011 << SPI_CR1_BR_Pos); //fPCLK/4. 72000000/32 = 2.22 MBits/s
 5672              		.loc 2 2612 2
 5673 0028 574B     		ldr	r3, .L286+4
 5674 002a 1B68     		ldr	r3, [r3]
 5675 002c 23F03803 		bic	r3, r3, #56
 5676 0030 554A     		ldr	r2, .L286+4
 5677 0032 43F01803 		orr	r3, r3, #24
 5678 0036 1360     		str	r3, [r2]
2613:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_CPOL); //
 5679              		.loc 2 2613 2
 5680 0038 534B     		ldr	r3, .L286+4
 5681 003a 1B68     		ldr	r3, [r3]
 5682 003c 524A     		ldr	r2, .L286+4
 5683 003e 43F00203 		orr	r3, r3, #2
 5684 0042 1360     		str	r3, [r2]
2614:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_CPHA); //
 5685              		.loc 2 2614 2
 5686 0044 504B     		ldr	r3, .L286+4
 5687 0046 1B68     		ldr	r3, [r3]
 5688 0048 4F4A     		ldr	r2, .L286+4
 5689 004a 43F00103 		orr	r3, r3, #1
 5690 004e 1360     		str	r3, [r2]
2615:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_DFF); //0: 8-bit data frame format is selected for transmission/recep
 5691              		.loc 2 2615 2
 5692 0050 4D4B     		ldr	r3, .L286+4
 5693 0052 1B68     		ldr	r3, [r3]
 5694 0054 4C4A     		ldr	r2, .L286+4
 5695 0056 23F40063 		bic	r3, r3, #2048
 5696 005a 1360     		str	r3, [r2]
2616:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_LSBFIRST); //0: MSB transmitted first
 5697              		.loc 2 2616 2
 5698 005c 4A4B     		ldr	r3, .L286+4
 5699 005e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 174


 5700 0060 494A     		ldr	r2, .L286+4
 5701 0062 23F08003 		bic	r3, r3, #128
 5702 0066 1360     		str	r3, [r2]
2617:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_SSM); //1: Software slave management enabled
 5703              		.loc 2 2617 2
 5704 0068 474B     		ldr	r3, .L286+4
 5705 006a 1B68     		ldr	r3, [r3]
 5706 006c 464A     		ldr	r2, .L286+4
 5707 006e 43F40073 		orr	r3, r3, #512
 5708 0072 1360     		str	r3, [r2]
2618:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_SSI); //1: Software slave management enabled
 5709              		.loc 2 2618 2
 5710 0074 444B     		ldr	r3, .L286+4
 5711 0076 1B68     		ldr	r3, [r3]
 5712 0078 434A     		ldr	r2, .L286+4
 5713 007a 43F48073 		orr	r3, r3, #256
 5714 007e 1360     		str	r3, [r2]
2619:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_MSTR); //1: Master configuration
 5715              		.loc 2 2619 2
 5716 0080 414B     		ldr	r3, .L286+4
 5717 0082 1B68     		ldr	r3, [r3]
 5718 0084 404A     		ldr	r2, .L286+4
 5719 0086 43F00403 		orr	r3, r3, #4
 5720 008a 1360     		str	r3, [r2]
2620:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_BIDIMODE); //0: 2-line unidirectional data mode selected
 5721              		.loc 2 2620 2
 5722 008c 3E4B     		ldr	r3, .L286+4
 5723 008e 1B68     		ldr	r3, [r3]
 5724 0090 3D4A     		ldr	r2, .L286+4
 5725 0092 23F40043 		bic	r3, r3, #32768
 5726 0096 1360     		str	r3, [r2]
2621:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_RXONLY); //0: Full duplex (Transmit and receive)
 5727              		.loc 2 2621 2
 5728 0098 3B4B     		ldr	r3, .L286+4
 5729 009a 1B68     		ldr	r3, [r3]
 5730 009c 3A4A     		ldr	r2, .L286+4
 5731 009e 23F48063 		bic	r3, r3, #1024
 5732 00a2 1360     		str	r3, [r2]
2622:Core/Src/stm32f103xx_CMSIS.c **** 
2623:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_SPE); // SPI
 5733              		.loc 2 2623 2
 5734 00a4 384B     		ldr	r3, .L286+4
 5735 00a6 1B68     		ldr	r3, [r3]
 5736 00a8 374A     		ldr	r2, .L286+4
 5737 00aa 43F04003 		orr	r3, r3, #64
 5738 00ae 1360     		str	r3, [r2]
2624:Core/Src/stm32f103xx_CMSIS.c ****     
2625:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCEN); //0: CRC calculation disabled
 5739              		.loc 2 2625 2
 5740 00b0 354B     		ldr	r3, .L286+4
 5741 00b2 1B68     		ldr	r3, [r3]
 5742 00b4 344A     		ldr	r2, .L286+4
 5743 00b6 23F40053 		bic	r3, r3, #8192
 5744 00ba 1360     		str	r3, [r2]
2626:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCNEXT); // 0: Data phase (no CRC phase) 
 5745              		.loc 2 2626 2
 5746 00bc 324B     		ldr	r3, .L286+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 175


 5747 00be 1B68     		ldr	r3, [r3]
 5748 00c0 314A     		ldr	r2, .L286+4
 5749 00c2 23F48053 		bic	r3, r3, #4096
 5750 00c6 1360     		str	r3, [r2]
2627:Core/Src/stm32f103xx_CMSIS.c ****  
2628:Core/Src/stm32f103xx_CMSIS.c **** 
2629:Core/Src/stm32f103xx_CMSIS.c **** 
2630:Core/Src/stm32f103xx_CMSIS.c **** 	/*SPI control register 2 (SPI_CR2) (. .. 25.5.2  744)*/
2631:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_RXDMAEN); //0: Rx buffer DMA disabled
 5751              		.loc 2 2631 2
 5752 00c8 2F4B     		ldr	r3, .L286+4
 5753 00ca 5B68     		ldr	r3, [r3, #4]
 5754 00cc 2E4A     		ldr	r2, .L286+4
 5755 00ce 23F00103 		bic	r3, r3, #1
 5756 00d2 5360     		str	r3, [r2, #4]
2632:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_TXDMAEN); //0: Tx buffer DMA disabled
 5757              		.loc 2 2632 2
 5758 00d4 2C4B     		ldr	r3, .L286+4
 5759 00d6 5B68     		ldr	r3, [r3, #4]
 5760 00d8 2B4A     		ldr	r2, .L286+4
 5761 00da 23F00203 		bic	r3, r3, #2
 5762 00de 5360     		str	r3, [r2, #4]
2633:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_SSOE); //0: SS output is disabled in master mode and the cell can wor
 5763              		.loc 2 2633 2
 5764 00e0 294B     		ldr	r3, .L286+4
 5765 00e2 5B68     		ldr	r3, [r3, #4]
 5766 00e4 284A     		ldr	r2, .L286+4
 5767 00e6 23F00403 		bic	r3, r3, #4
 5768 00ea 5360     		str	r3, [r2, #4]
2634:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_ERRIE); //0: Error interrupt is masked
 5769              		.loc 2 2634 2
 5770 00ec 264B     		ldr	r3, .L286+4
 5771 00ee 5B68     		ldr	r3, [r3, #4]
 5772 00f0 254A     		ldr	r2, .L286+4
 5773 00f2 23F02003 		bic	r3, r3, #32
 5774 00f6 5360     		str	r3, [r2, #4]
2635:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_RXNEIE); //0: RXNE interrupt masked 
 5775              		.loc 2 2635 2
 5776 00f8 234B     		ldr	r3, .L286+4
 5777 00fa 5B68     		ldr	r3, [r3, #4]
 5778 00fc 224A     		ldr	r2, .L286+4
 5779 00fe 23F04003 		bic	r3, r3, #64
 5780 0102 5360     		str	r3, [r2, #4]
2636:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_TXEIE); //0: TXE interrupt masked 
 5781              		.loc 2 2636 2
 5782 0104 204B     		ldr	r3, .L286+4
 5783 0106 5B68     		ldr	r3, [r3, #4]
 5784 0108 1F4A     		ldr	r2, .L286+4
 5785 010a 23F08003 		bic	r3, r3, #128
 5786 010e 5360     		str	r3, [r2, #4]
2637:Core/Src/stm32f103xx_CMSIS.c **** 
2638:Core/Src/stm32f103xx_CMSIS.c **** 	/*SPI_I2S configuration register (SPI_I2SCFGR) (. .. 25.5.8  748)*/
2639:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->I2SCFGR, SPI_I2SCFGR_I2SMOD); //..  F103C6T6  I2S,  
 5787              		.loc 2 2639 2
 5788 0110 1D4B     		ldr	r3, .L286+4
 5789 0112 DB69     		ldr	r3, [r3, #28]
 5790 0114 1C4A     		ldr	r2, .L286+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 176


 5791 0116 23F40063 		bic	r3, r3, #2048
 5792 011a D361     		str	r3, [r2, #28]
2640:Core/Src/stm32f103xx_CMSIS.c **** 
2641:Core/Src/stm32f103xx_CMSIS.c **** 
2642:Core/Src/stm32f103xx_CMSIS.c **** 	//SCK - PA5:
2643:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE5, 0b11 << GPIO_CRL_MODE5_Pos); //Maximum output speed 50 MHz
 5793              		.loc 2 2643 2
 5794 011c 1B4B     		ldr	r3, .L286+8
 5795 011e 1B68     		ldr	r3, [r3]
 5796 0120 1A4A     		ldr	r2, .L286+8
 5797 0122 43F44013 		orr	r3, r3, #3145728
 5798 0126 1360     		str	r3, [r2]
2644:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF5, 0b10 << GPIO_CRL_CNF5_Pos); //Alternate Function output Push
 5799              		.loc 2 2644 2
 5800 0128 184B     		ldr	r3, .L286+8
 5801 012a 1B68     		ldr	r3, [r3]
 5802 012c 23F44003 		bic	r3, r3, #12582912
 5803 0130 164A     		ldr	r2, .L286+8
 5804 0132 43F40003 		orr	r3, r3, #8388608
 5805 0136 1360     		str	r3, [r2]
2645:Core/Src/stm32f103xx_CMSIS.c **** 	//MISO - PA6:
2646:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6, 0b00 << GPIO_CRL_MODE6_Pos); //Reserved
 5806              		.loc 2 2646 2
 5807 0138 144B     		ldr	r3, .L286+8
 5808 013a 1B68     		ldr	r3, [r3]
 5809 013c 134A     		ldr	r2, .L286+8
 5810 013e 23F04073 		bic	r3, r3, #50331648
 5811 0142 1360     		str	r3, [r2]
2647:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6, 0b1 << GPIO_CRL_CNF6_Pos); //Input pull-up
 5812              		.loc 2 2647 2
 5813 0144 114B     		ldr	r3, .L286+8
 5814 0146 1B68     		ldr	r3, [r3]
 5815 0148 23F04063 		bic	r3, r3, #201326592
 5816 014c 0F4A     		ldr	r2, .L286+8
 5817 014e 43F08063 		orr	r3, r3, #67108864
 5818 0152 1360     		str	r3, [r2]
2648:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(GPIOA->ODR, GPIO_ODR_ODR6); //Pull-Up
 5819              		.loc 2 2648 2
 5820 0154 0D4B     		ldr	r3, .L286+8
 5821 0156 DB68     		ldr	r3, [r3, #12]
 5822 0158 0C4A     		ldr	r2, .L286+8
 5823 015a 43F04003 		orr	r3, r3, #64
 5824 015e D360     		str	r3, [r2, #12]
2649:Core/Src/stm32f103xx_CMSIS.c **** 	//MOSI - PA7:
2650:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7, 0b11 << GPIO_CRL_MODE7_Pos); //Maximum output speed 50 MHz
 5825              		.loc 2 2650 2
 5826 0160 0A4B     		ldr	r3, .L286+8
 5827 0162 1B68     		ldr	r3, [r3]
 5828 0164 094A     		ldr	r2, .L286+8
 5829 0166 43F04053 		orr	r3, r3, #805306368
 5830 016a 1360     		str	r3, [r2]
2651:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7, 0b10 << GPIO_CRL_CNF7_Pos); //Alternate Function output Push
 5831              		.loc 2 2651 2
 5832 016c 074B     		ldr	r3, .L286+8
 5833 016e 1B68     		ldr	r3, [r3]
 5834 0170 23F04043 		bic	r3, r3, #-1073741824
 5835 0174 054A     		ldr	r2, .L286+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 177


 5836 0176 43F00043 		orr	r3, r3, #-2147483648
 5837 017a 1360     		str	r3, [r2]
2652:Core/Src/stm32f103xx_CMSIS.c **** }
 5838              		.loc 2 2652 1
 5839 017c 00BF     		nop
 5840 017e BD46     		mov	sp, r7
 5841              	.LCFI177:
 5842              		.cfi_def_cfa_register 13
 5843              		@ sp needed
 5844 0180 80BC     		pop	{r7}
 5845              	.LCFI178:
 5846              		.cfi_restore 7
 5847              		.cfi_def_cfa_offset 0
 5848 0182 7047     		bx	lr
 5849              	.L287:
 5850              		.align	2
 5851              	.L286:
 5852 0184 00100240 		.word	1073876992
 5853 0188 00300140 		.word	1073819648
 5854 018c 00080140 		.word	1073809408
 5855              		.cfi_endproc
 5856              	.LFE109:
 5858              		.section	.text.CMSIS_SPI_Data_Transmit_8BIT,"ax",%progbits
 5859              		.align	1
 5860              		.global	CMSIS_SPI_Data_Transmit_8BIT
 5861              		.syntax unified
 5862              		.thumb
 5863              		.thumb_func
 5865              	CMSIS_SPI_Data_Transmit_8BIT:
 5866              	.LFB110:
2653:Core/Src/stm32f103xx_CMSIS.c **** 
2654:Core/Src/stm32f103xx_CMSIS.c **** /**
2655:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2656:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2657:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2658:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2659:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2660:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2661:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2662:Core/Src/stm32f103xx_CMSIS.c ****  */
2663:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Tim
 5867              		.loc 2 2663 109
 5868              		.cfi_startproc
 5869              		@ args = 0, pretend = 0, frame = 24
 5870              		@ frame_needed = 1, uses_anonymous_args = 0
 5871              		@ link register save eliminated.
 5872 0000 80B4     		push	{r7}
 5873              	.LCFI179:
 5874              		.cfi_def_cfa_offset 4
 5875              		.cfi_offset 7, -4
 5876 0002 87B0     		sub	sp, sp, #28
 5877              	.LCFI180:
 5878              		.cfi_def_cfa_offset 32
 5879 0004 00AF     		add	r7, sp, #0
 5880              	.LCFI181:
 5881              		.cfi_def_cfa_register 7
 5882 0006 F860     		str	r0, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 178


 5883 0008 B960     		str	r1, [r7, #8]
 5884 000a 3B60     		str	r3, [r7]
 5885 000c 1346     		mov	r3, r2	@ movhi
 5886 000e FB80     		strh	r3, [r7, #6]	@ movhi
2664:Core/Src/stm32f103xx_CMSIS.c **** 	//(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2665:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5887              		.loc 2 2665 7
 5888 0010 FB68     		ldr	r3, [r7, #12]
 5889 0012 9B68     		ldr	r3, [r3, #8]
 5890 0014 03F08003 		and	r3, r3, #128
 5891              		.loc 2 2665 5
 5892 0018 002B     		cmp	r3, #0
 5893 001a 47D1     		bne	.L289
2666:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2667:Core/Src/stm32f103xx_CMSIS.c **** 		SPI->DR = *(data); //     
 5894              		.loc 2 2667 13
 5895 001c BB68     		ldr	r3, [r7, #8]
 5896 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5897 0020 1A46     		mov	r2, r3
 5898              		.loc 2 2667 11
 5899 0022 FB68     		ldr	r3, [r7, #12]
 5900 0024 DA60     		str	r2, [r3, #12]
 5901              	.LBB9:
2668:Core/Src/stm32f103xx_CMSIS.c **** 		//(    TXE)
2669:Core/Src/stm32f103xx_CMSIS.c ****         
2670:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 1; i < Size_data; i++) {
 5902              		.loc 2 2670 17
 5903 0026 0123     		movs	r3, #1
 5904 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 5905              		.loc 2 2670 3
 5906 002a 19E0     		b	.L290
 5907              	.L294:
2671:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5908              		.loc 2 2671 23
 5909 002c 224A     		ldr	r2, .L299
 5910 002e 3B68     		ldr	r3, [r7]
 5911 0030 1360     		str	r3, [r2]
2672:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5912              		.loc 2 2672 10
 5913 0032 05E0     		b	.L291
 5914              	.L293:
2673:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2674:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 5915              		.loc 2 2674 9
 5916 0034 204B     		ldr	r3, .L299
 5917 0036 1B68     		ldr	r3, [r3]
 5918              		.loc 2 2674 8
 5919 0038 002B     		cmp	r3, #0
 5920 003a 01D1     		bne	.L291
2675:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5921              		.loc 2 2675 13
 5922 003c 0023     		movs	r3, #0
 5923 003e 36E0     		b	.L292
 5924              	.L291:
2672:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5925              		.loc 2 2672 12
 5926 0040 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 179


 5927 0042 9B68     		ldr	r3, [r3, #8]
 5928 0044 03F00203 		and	r3, r3, #2
2672:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5929              		.loc 2 2672 10
 5930 0048 002B     		cmp	r3, #0
 5931 004a F3D0     		beq	.L293
2676:Core/Src/stm32f103xx_CMSIS.c **** 				}
2677:Core/Src/stm32f103xx_CMSIS.c **** 			}
2678:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = *(data + i); //   .
 5932              		.loc 2 2678 21 discriminator 2
 5933 004c FB8A     		ldrh	r3, [r7, #22]
 5934 004e BA68     		ldr	r2, [r7, #8]
 5935 0050 1344     		add	r3, r3, r2
 5936              		.loc 2 2678 14 discriminator 2
 5937 0052 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5938 0054 1A46     		mov	r2, r3
 5939              		.loc 2 2678 12 discriminator 2
 5940 0056 FB68     		ldr	r3, [r7, #12]
 5941 0058 DA60     		str	r2, [r3, #12]
2670:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5942              		.loc 2 2670 40 discriminator 2
 5943 005a FB8A     		ldrh	r3, [r7, #22]
 5944 005c 0133     		adds	r3, r3, #1
 5945 005e FB82     		strh	r3, [r7, #22]	@ movhi
 5946              	.L290:
2670:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5947              		.loc 2 2670 3 discriminator 1
 5948 0060 FA8A     		ldrh	r2, [r7, #22]
 5949 0062 FB88     		ldrh	r3, [r7, #6]
 5950 0064 9A42     		cmp	r2, r3
 5951 0066 E1D3     		bcc	.L294
 5952              	.LBE9:
2679:Core/Src/stm32f103xx_CMSIS.c **** 		}
2680:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5953              		.loc 2 2680 22
 5954 0068 134A     		ldr	r2, .L299
 5955 006a 3B68     		ldr	r3, [r7]
 5956 006c 1360     		str	r3, [r2]
2681:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5957              		.loc 2 2681 9
 5958 006e 05E0     		b	.L295
 5959              	.L296:
2682:Core/Src/stm32f103xx_CMSIS.c **** 			//       S
2683:Core/Src/stm32f103xx_CMSIS.c **** 			//,  TXE   1.
2684:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5960              		.loc 2 2684 8
 5961 0070 114B     		ldr	r3, .L299
 5962 0072 1B68     		ldr	r3, [r3]
 5963              		.loc 2 2684 7
 5964 0074 002B     		cmp	r3, #0
 5965 0076 01D1     		bne	.L295
2685:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5966              		.loc 2 2685 12
 5967 0078 0023     		movs	r3, #0
 5968 007a 18E0     		b	.L292
 5969              	.L295:
2681:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 180


 5970              		.loc 2 2681 11
 5971 007c FB68     		ldr	r3, [r7, #12]
 5972 007e 9B68     		ldr	r3, [r3, #8]
 5973 0080 03F00203 		and	r3, r3, #2
2681:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5974              		.loc 2 2681 9
 5975 0084 002B     		cmp	r3, #0
 5976 0086 F3D0     		beq	.L296
2686:Core/Src/stm32f103xx_CMSIS.c **** 			}
2687:Core/Src/stm32f103xx_CMSIS.c **** 		}
2688:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5977              		.loc 2 2688 22
 5978 0088 0B4A     		ldr	r2, .L299
 5979 008a 3B68     		ldr	r3, [r7]
 5980 008c 1360     		str	r3, [r2]
2689:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5981              		.loc 2 2689 9
 5982 008e 05E0     		b	.L297
 5983              	.L298:
2690:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2691:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2692:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5984              		.loc 2 2692 8
 5985 0090 094B     		ldr	r3, .L299
 5986 0092 1B68     		ldr	r3, [r3]
 5987              		.loc 2 2692 7
 5988 0094 002B     		cmp	r3, #0
 5989 0096 01D1     		bne	.L297
2693:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5990              		.loc 2 2693 12
 5991 0098 0023     		movs	r3, #0
 5992 009a 08E0     		b	.L292
 5993              	.L297:
2689:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5994              		.loc 2 2689 10
 5995 009c FB68     		ldr	r3, [r7, #12]
 5996 009e 9B68     		ldr	r3, [r3, #8]
 5997 00a0 03F08003 		and	r3, r3, #128
2689:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5998              		.loc 2 2689 9
 5999 00a4 002B     		cmp	r3, #0
 6000 00a6 F3D1     		bne	.L298
2694:Core/Src/stm32f103xx_CMSIS.c **** 			}
2695:Core/Src/stm32f103xx_CMSIS.c **** 		}
2696:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 6001              		.loc 2 2696 10
 6002 00a8 0123     		movs	r3, #1
 6003 00aa 00E0     		b	.L292
 6004              	.L289:
2697:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2698:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 6005              		.loc 2 2698 10
 6006 00ac 0023     		movs	r3, #0
 6007              	.L292:
2699:Core/Src/stm32f103xx_CMSIS.c **** 	}
2700:Core/Src/stm32f103xx_CMSIS.c **** 	//:
2701:Core/Src/stm32f103xx_CMSIS.c **** 	//       "transmit-o
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 181


2702:Core/Src/stm32f103xx_CMSIS.c **** }
 6008              		.loc 2 2702 1
 6009 00ae 1846     		mov	r0, r3
 6010 00b0 1C37     		adds	r7, r7, #28
 6011              	.LCFI182:
 6012              		.cfi_def_cfa_offset 4
 6013 00b2 BD46     		mov	sp, r7
 6014              	.LCFI183:
 6015              		.cfi_def_cfa_register 13
 6016              		@ sp needed
 6017 00b4 80BC     		pop	{r7}
 6018              	.LCFI184:
 6019              		.cfi_restore 7
 6020              		.cfi_def_cfa_offset 0
 6021 00b6 7047     		bx	lr
 6022              	.L300:
 6023              		.align	2
 6024              	.L299:
 6025 00b8 00000000 		.word	Timeout_counter_ms
 6026              		.cfi_endproc
 6027              	.LFE110:
 6029              		.section	.text.CMSIS_SPI_Data_Transmit_16BIT,"ax",%progbits
 6030              		.align	1
 6031              		.global	CMSIS_SPI_Data_Transmit_16BIT
 6032              		.syntax unified
 6033              		.thumb
 6034              		.thumb_func
 6036              	CMSIS_SPI_Data_Transmit_16BIT:
 6037              	.LFB111:
2703:Core/Src/stm32f103xx_CMSIS.c **** 
2704:Core/Src/stm32f103xx_CMSIS.c **** /**
2705:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2706:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2707:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2708:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2709:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data -  16 -    . 
2710:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2711:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2712:Core/Src/stm32f103xx_CMSIS.c ****  */
2713:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t T
 6038              		.loc 2 2713 111
 6039              		.cfi_startproc
 6040              		@ args = 0, pretend = 0, frame = 24
 6041              		@ frame_needed = 1, uses_anonymous_args = 0
 6042              		@ link register save eliminated.
 6043 0000 80B4     		push	{r7}
 6044              	.LCFI185:
 6045              		.cfi_def_cfa_offset 4
 6046              		.cfi_offset 7, -4
 6047 0002 87B0     		sub	sp, sp, #28
 6048              	.LCFI186:
 6049              		.cfi_def_cfa_offset 32
 6050 0004 00AF     		add	r7, sp, #0
 6051              	.LCFI187:
 6052              		.cfi_def_cfa_register 7
 6053 0006 F860     		str	r0, [r7, #12]
 6054 0008 B960     		str	r1, [r7, #8]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 182


 6055 000a 3B60     		str	r3, [r7]
 6056 000c 1346     		mov	r3, r2	@ movhi
 6057 000e FB80     		strh	r3, [r7, #6]	@ movhi
2714:Core/Src/stm32f103xx_CMSIS.c **** 	//(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2715:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6058              		.loc 2 2715 7
 6059 0010 FB68     		ldr	r3, [r7, #12]
 6060 0012 9B68     		ldr	r3, [r3, #8]
 6061 0014 03F08003 		and	r3, r3, #128
 6062              		.loc 2 2715 5
 6063 0018 002B     		cmp	r3, #0
 6064 001a 48D1     		bne	.L302
2716:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2717:Core/Src/stm32f103xx_CMSIS.c **** 		SPI->DR = *(data); //     
 6065              		.loc 2 2717 13
 6066 001c BB68     		ldr	r3, [r7, #8]
 6067 001e 1B88     		ldrh	r3, [r3]
 6068 0020 1A46     		mov	r2, r3
 6069              		.loc 2 2717 11
 6070 0022 FB68     		ldr	r3, [r7, #12]
 6071 0024 DA60     		str	r2, [r3, #12]
 6072              	.LBB10:
2718:Core/Src/stm32f103xx_CMSIS.c **** 		//(    TXE)
2719:Core/Src/stm32f103xx_CMSIS.c ****         
2720:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 1; i < Size_data; i++) {
 6073              		.loc 2 2720 17
 6074 0026 0123     		movs	r3, #1
 6075 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 6076              		.loc 2 2720 3
 6077 002a 1AE0     		b	.L303
 6078              	.L307:
2721:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 6079              		.loc 2 2721 23
 6080 002c 234A     		ldr	r2, .L312
 6081 002e 3B68     		ldr	r3, [r7]
 6082 0030 1360     		str	r3, [r2]
2722:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6083              		.loc 2 2722 10
 6084 0032 05E0     		b	.L304
 6085              	.L306:
2723:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2724:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 6086              		.loc 2 2724 9
 6087 0034 214B     		ldr	r3, .L312
 6088 0036 1B68     		ldr	r3, [r3]
 6089              		.loc 2 2724 8
 6090 0038 002B     		cmp	r3, #0
 6091 003a 01D1     		bne	.L304
2725:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 6092              		.loc 2 2725 13
 6093 003c 0023     		movs	r3, #0
 6094 003e 37E0     		b	.L305
 6095              	.L304:
2722:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6096              		.loc 2 2722 12
 6097 0040 FB68     		ldr	r3, [r7, #12]
 6098 0042 9B68     		ldr	r3, [r3, #8]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 183


 6099 0044 03F00203 		and	r3, r3, #2
2722:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6100              		.loc 2 2722 10
 6101 0048 002B     		cmp	r3, #0
 6102 004a F3D0     		beq	.L306
2726:Core/Src/stm32f103xx_CMSIS.c **** 				}
2727:Core/Src/stm32f103xx_CMSIS.c **** 			}
2728:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = *(data + i); //   .
 6103              		.loc 2 2728 21 discriminator 2
 6104 004c FB8A     		ldrh	r3, [r7, #22]
 6105 004e 5B00     		lsls	r3, r3, #1
 6106 0050 BA68     		ldr	r2, [r7, #8]
 6107 0052 1344     		add	r3, r3, r2
 6108              		.loc 2 2728 14 discriminator 2
 6109 0054 1B88     		ldrh	r3, [r3]
 6110 0056 1A46     		mov	r2, r3
 6111              		.loc 2 2728 12 discriminator 2
 6112 0058 FB68     		ldr	r3, [r7, #12]
 6113 005a DA60     		str	r2, [r3, #12]
2720:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 6114              		.loc 2 2720 40 discriminator 2
 6115 005c FB8A     		ldrh	r3, [r7, #22]
 6116 005e 0133     		adds	r3, r3, #1
 6117 0060 FB82     		strh	r3, [r7, #22]	@ movhi
 6118              	.L303:
2720:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 6119              		.loc 2 2720 3 discriminator 1
 6120 0062 FA8A     		ldrh	r2, [r7, #22]
 6121 0064 FB88     		ldrh	r3, [r7, #6]
 6122 0066 9A42     		cmp	r2, r3
 6123 0068 E0D3     		bcc	.L307
 6124              	.LBE10:
2729:Core/Src/stm32f103xx_CMSIS.c **** 		}
2730:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 6125              		.loc 2 2730 22
 6126 006a 144A     		ldr	r2, .L312
 6127 006c 3B68     		ldr	r3, [r7]
 6128 006e 1360     		str	r3, [r2]
2731:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6129              		.loc 2 2731 9
 6130 0070 05E0     		b	.L308
 6131              	.L309:
2732:Core/Src/stm32f103xx_CMSIS.c **** 			//       S
2733:Core/Src/stm32f103xx_CMSIS.c **** 			//,  TXE   1.
2734:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 6132              		.loc 2 2734 8
 6133 0072 124B     		ldr	r3, .L312
 6134 0074 1B68     		ldr	r3, [r3]
 6135              		.loc 2 2734 7
 6136 0076 002B     		cmp	r3, #0
 6137 0078 01D1     		bne	.L308
2735:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 6138              		.loc 2 2735 12
 6139 007a 0023     		movs	r3, #0
 6140 007c 18E0     		b	.L305
 6141              	.L308:
2731:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 184


 6142              		.loc 2 2731 11
 6143 007e FB68     		ldr	r3, [r7, #12]
 6144 0080 9B68     		ldr	r3, [r3, #8]
 6145 0082 03F00203 		and	r3, r3, #2
2731:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6146              		.loc 2 2731 9
 6147 0086 002B     		cmp	r3, #0
 6148 0088 F3D0     		beq	.L309
2736:Core/Src/stm32f103xx_CMSIS.c **** 			}
2737:Core/Src/stm32f103xx_CMSIS.c **** 		}
2738:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 6149              		.loc 2 2738 22
 6150 008a 0C4A     		ldr	r2, .L312
 6151 008c 3B68     		ldr	r3, [r7]
 6152 008e 1360     		str	r3, [r2]
2739:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6153              		.loc 2 2739 9
 6154 0090 05E0     		b	.L310
 6155              	.L311:
2740:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2741:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2742:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 6156              		.loc 2 2742 8
 6157 0092 0A4B     		ldr	r3, .L312
 6158 0094 1B68     		ldr	r3, [r3]
 6159              		.loc 2 2742 7
 6160 0096 002B     		cmp	r3, #0
 6161 0098 01D1     		bne	.L310
2743:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 6162              		.loc 2 2743 12
 6163 009a 0023     		movs	r3, #0
 6164 009c 08E0     		b	.L305
 6165              	.L310:
2739:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6166              		.loc 2 2739 10
 6167 009e FB68     		ldr	r3, [r7, #12]
 6168 00a0 9B68     		ldr	r3, [r3, #8]
 6169 00a2 03F08003 		and	r3, r3, #128
2739:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6170              		.loc 2 2739 9
 6171 00a6 002B     		cmp	r3, #0
 6172 00a8 F3D1     		bne	.L311
2744:Core/Src/stm32f103xx_CMSIS.c **** 			}
2745:Core/Src/stm32f103xx_CMSIS.c **** 		}
2746:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 6173              		.loc 2 2746 10
 6174 00aa 0123     		movs	r3, #1
 6175 00ac 00E0     		b	.L305
 6176              	.L302:
2747:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2748:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 6177              		.loc 2 2748 10
 6178 00ae 0023     		movs	r3, #0
 6179              	.L305:
2749:Core/Src/stm32f103xx_CMSIS.c **** 	}
2750:Core/Src/stm32f103xx_CMSIS.c **** 	//:
2751:Core/Src/stm32f103xx_CMSIS.c **** 	//       "transmit-o
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 185


2752:Core/Src/stm32f103xx_CMSIS.c **** }
 6180              		.loc 2 2752 1
 6181 00b0 1846     		mov	r0, r3
 6182 00b2 1C37     		adds	r7, r7, #28
 6183              	.LCFI188:
 6184              		.cfi_def_cfa_offset 4
 6185 00b4 BD46     		mov	sp, r7
 6186              	.LCFI189:
 6187              		.cfi_def_cfa_register 13
 6188              		@ sp needed
 6189 00b6 80BC     		pop	{r7}
 6190              	.LCFI190:
 6191              		.cfi_restore 7
 6192              		.cfi_def_cfa_offset 0
 6193 00b8 7047     		bx	lr
 6194              	.L313:
 6195 00ba 00BF     		.align	2
 6196              	.L312:
 6197 00bc 00000000 		.word	Timeout_counter_ms
 6198              		.cfi_endproc
 6199              	.LFE111:
 6201              		.section	.text.CMSIS_SPI_Data_Receive_8BIT,"ax",%progbits
 6202              		.align	1
 6203              		.global	CMSIS_SPI_Data_Receive_8BIT
 6204              		.syntax unified
 6205              		.thumb
 6206              		.thumb_func
 6208              	CMSIS_SPI_Data_Receive_8BIT:
 6209              	.LFB112:
2753:Core/Src/stm32f103xx_CMSIS.c **** 
2754:Core/Src/stm32f103xx_CMSIS.c **** /**
2755:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2756:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2757:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2758:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2759:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2760:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2761:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2762:Core/Src/stm32f103xx_CMSIS.c ****  */
2763:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Time
 6210              		.loc 2 2763 108
 6211              		.cfi_startproc
 6212              		@ args = 0, pretend = 0, frame = 24
 6213              		@ frame_needed = 1, uses_anonymous_args = 0
 6214              		@ link register save eliminated.
 6215 0000 80B4     		push	{r7}
 6216              	.LCFI191:
 6217              		.cfi_def_cfa_offset 4
 6218              		.cfi_offset 7, -4
 6219 0002 87B0     		sub	sp, sp, #28
 6220              	.LCFI192:
 6221              		.cfi_def_cfa_offset 32
 6222 0004 00AF     		add	r7, sp, #0
 6223              	.LCFI193:
 6224              		.cfi_def_cfa_register 7
 6225 0006 F860     		str	r0, [r7, #12]
 6226 0008 B960     		str	r1, [r7, #8]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 186


 6227 000a 3B60     		str	r3, [r7]
 6228 000c 1346     		mov	r3, r2	@ movhi
 6229 000e FB80     		strh	r3, [r7, #6]	@ movhi
2764:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6230              		.loc 2 2764 7
 6231 0010 FB68     		ldr	r3, [r7, #12]
 6232 0012 9B68     		ldr	r3, [r3, #8]
 6233 0014 03F08003 		and	r3, r3, #128
 6234              		.loc 2 2764 5
 6235 0018 002B     		cmp	r3, #0
 6236 001a 43D1     		bne	.L315
2765:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2766:Core/Src/stm32f103xx_CMSIS.c ****         
2767:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6237              		.loc 2 2767 7
 6238 001c FB68     		ldr	r3, [r7, #12]
 6239 001e 9B68     		ldr	r3, [r3, #8]
 6240 0020 03F04003 		and	r3, r3, #64
 6241              		.loc 2 2767 6
 6242 0024 002B     		cmp	r3, #0
 6243 0026 05D1     		bne	.L316
 6244              		.loc 2 2767 40 discriminator 1
 6245 0028 FB68     		ldr	r3, [r7, #12]
 6246 002a 9B68     		ldr	r3, [r3, #8]
 6247 002c 03F00103 		and	r3, r3, #1
 6248              		.loc 2 2767 37 discriminator 1
 6249 0030 002B     		cmp	r3, #0
 6250 0032 01D0     		beq	.L317
 6251              	.L316:
2768:Core/Src/stm32f103xx_CMSIS.c **** 			//..       , 
2769:Core/Src/stm32f103xx_CMSIS.c **** 			//    OVR  RXNE.    
2770:Core/Src/stm32f103xx_CMSIS.c **** 			//       DR.
2771:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR;
 6252              		.loc 2 2771 7
 6253 0034 FB68     		ldr	r3, [r7, #12]
 6254 0036 DB68     		ldr	r3, [r3, #12]
 6255              	.L317:
 6256              	.LBB11:
2772:Core/Src/stm32f103xx_CMSIS.c **** 		}
2773:Core/Src/stm32f103xx_CMSIS.c ****         
2774:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2775:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 6257              		.loc 2 2775 17
 6258 0038 0023     		movs	r3, #0
 6259 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6260              		.loc 2 2775 3
 6261 003c 1CE0     		b	.L318
 6262              	.L322:
2776:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   8 
 6263              		.loc 2 2776 12
 6264 003e FB68     		ldr	r3, [r7, #12]
 6265 0040 0022     		movs	r2, #0
 6266 0042 DA60     		str	r2, [r3, #12]
2777:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 6267              		.loc 2 2777 23
 6268 0044 1A4A     		ldr	r2, .L325
 6269 0046 3B68     		ldr	r3, [r7]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 187


 6270 0048 1360     		str	r3, [r2]
2778:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6271              		.loc 2 2778 10
 6272 004a 05E0     		b	.L319
 6273              	.L321:
2779:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2780:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 6274              		.loc 2 2780 9
 6275 004c 184B     		ldr	r3, .L325
 6276 004e 1B68     		ldr	r3, [r3]
 6277              		.loc 2 2780 8
 6278 0050 002B     		cmp	r3, #0
 6279 0052 01D1     		bne	.L319
2781:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 6280              		.loc 2 2781 13
 6281 0054 0023     		movs	r3, #0
 6282 0056 26E0     		b	.L320
 6283              	.L319:
2778:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6284              		.loc 2 2778 12
 6285 0058 FB68     		ldr	r3, [r7, #12]
 6286 005a 9B68     		ldr	r3, [r3, #8]
 6287 005c 03F00103 		and	r3, r3, #1
2778:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6288              		.loc 2 2778 10
 6289 0060 002B     		cmp	r3, #0
 6290 0062 F3D0     		beq	.L321
2782:Core/Src/stm32f103xx_CMSIS.c **** 				}
2783:Core/Src/stm32f103xx_CMSIS.c **** 			}
2784:Core/Src/stm32f103xx_CMSIS.c **** 			*(data + i) = SPI->DR; // 
 6291              		.loc 2 2784 21 discriminator 2
 6292 0064 FB68     		ldr	r3, [r7, #12]
 6293 0066 D968     		ldr	r1, [r3, #12]
 6294              		.loc 2 2784 11 discriminator 2
 6295 0068 FB8A     		ldrh	r3, [r7, #22]
 6296 006a BA68     		ldr	r2, [r7, #8]
 6297 006c 1344     		add	r3, r3, r2
 6298              		.loc 2 2784 16 discriminator 2
 6299 006e CAB2     		uxtb	r2, r1
 6300 0070 1A70     		strb	r2, [r3]
2775:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   8 
 6301              		.loc 2 2775 40 discriminator 2
 6302 0072 FB8A     		ldrh	r3, [r7, #22]
 6303 0074 0133     		adds	r3, r3, #1
 6304 0076 FB82     		strh	r3, [r7, #22]	@ movhi
 6305              	.L318:
2775:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   8 
 6306              		.loc 2 2775 3 discriminator 1
 6307 0078 FA8A     		ldrh	r2, [r7, #22]
 6308 007a FB88     		ldrh	r3, [r7, #6]
 6309 007c 9A42     		cmp	r2, r3
 6310 007e DED3     		bcc	.L322
 6311              	.LBE11:
2785:Core/Src/stm32f103xx_CMSIS.c **** 		}
2786:Core/Src/stm32f103xx_CMSIS.c ****         
2787:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 6312              		.loc 2 2787 22
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 188


 6313 0080 0B4A     		ldr	r2, .L325
 6314 0082 3B68     		ldr	r3, [r7]
 6315 0084 1360     		str	r3, [r2]
2788:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6316              		.loc 2 2788 9
 6317 0086 05E0     		b	.L323
 6318              	.L324:
2789:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2790:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2791:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 6319              		.loc 2 2791 8
 6320 0088 094B     		ldr	r3, .L325
 6321 008a 1B68     		ldr	r3, [r3]
 6322              		.loc 2 2791 7
 6323 008c 002B     		cmp	r3, #0
 6324 008e 01D1     		bne	.L323
2792:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 6325              		.loc 2 2792 12
 6326 0090 0023     		movs	r3, #0
 6327 0092 08E0     		b	.L320
 6328              	.L323:
2788:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6329              		.loc 2 2788 10
 6330 0094 FB68     		ldr	r3, [r7, #12]
 6331 0096 9B68     		ldr	r3, [r3, #8]
 6332 0098 03F08003 		and	r3, r3, #128
2788:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6333              		.loc 2 2788 9
 6334 009c 002B     		cmp	r3, #0
 6335 009e F3D1     		bne	.L324
2793:Core/Src/stm32f103xx_CMSIS.c **** 			}
2794:Core/Src/stm32f103xx_CMSIS.c **** 		}
2795:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 6336              		.loc 2 2795 10
 6337 00a0 0123     		movs	r3, #1
 6338 00a2 00E0     		b	.L320
 6339              	.L315:
2796:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2797:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 6340              		.loc 2 2797 10
 6341 00a4 0023     		movs	r3, #0
 6342              	.L320:
2798:Core/Src/stm32f103xx_CMSIS.c **** 	}
2799:Core/Src/stm32f103xx_CMSIS.c **** }
 6343              		.loc 2 2799 1
 6344 00a6 1846     		mov	r0, r3
 6345 00a8 1C37     		adds	r7, r7, #28
 6346              	.LCFI194:
 6347              		.cfi_def_cfa_offset 4
 6348 00aa BD46     		mov	sp, r7
 6349              	.LCFI195:
 6350              		.cfi_def_cfa_register 13
 6351              		@ sp needed
 6352 00ac 80BC     		pop	{r7}
 6353              	.LCFI196:
 6354              		.cfi_restore 7
 6355              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 189


 6356 00ae 7047     		bx	lr
 6357              	.L326:
 6358              		.align	2
 6359              	.L325:
 6360 00b0 00000000 		.word	Timeout_counter_ms
 6361              		.cfi_endproc
 6362              	.LFE112:
 6364              		.section	.text.CMSIS_SPI_Data_Receive_16BIT,"ax",%progbits
 6365              		.align	1
 6366              		.global	CMSIS_SPI_Data_Receive_16BIT
 6367              		.syntax unified
 6368              		.thumb
 6369              		.thumb_func
 6371              	CMSIS_SPI_Data_Receive_16BIT:
 6372              	.LFB113:
2800:Core/Src/stm32f103xx_CMSIS.c **** 
2801:Core/Src/stm32f103xx_CMSIS.c **** /**
2802:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2803:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2804:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2805:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2806:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,  16 -    
2807:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2808:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2809:Core/Src/stm32f103xx_CMSIS.c ****  */
2810:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t Ti
 6373              		.loc 2 2810 110
 6374              		.cfi_startproc
 6375              		@ args = 0, pretend = 0, frame = 24
 6376              		@ frame_needed = 1, uses_anonymous_args = 0
 6377              		@ link register save eliminated.
 6378 0000 80B4     		push	{r7}
 6379              	.LCFI197:
 6380              		.cfi_def_cfa_offset 4
 6381              		.cfi_offset 7, -4
 6382 0002 87B0     		sub	sp, sp, #28
 6383              	.LCFI198:
 6384              		.cfi_def_cfa_offset 32
 6385 0004 00AF     		add	r7, sp, #0
 6386              	.LCFI199:
 6387              		.cfi_def_cfa_register 7
 6388 0006 F860     		str	r0, [r7, #12]
 6389 0008 B960     		str	r1, [r7, #8]
 6390 000a 3B60     		str	r3, [r7]
 6391 000c 1346     		mov	r3, r2	@ movhi
 6392 000e FB80     		strh	r3, [r7, #6]	@ movhi
2811:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6393              		.loc 2 2811 7
 6394 0010 FB68     		ldr	r3, [r7, #12]
 6395 0012 9B68     		ldr	r3, [r3, #8]
 6396 0014 03F08003 		and	r3, r3, #128
 6397              		.loc 2 2811 5
 6398 0018 002B     		cmp	r3, #0
 6399 001a 44D1     		bne	.L328
2812:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2813:Core/Src/stm32f103xx_CMSIS.c ****         
2814:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 190


 6400              		.loc 2 2814 7
 6401 001c FB68     		ldr	r3, [r7, #12]
 6402 001e 9B68     		ldr	r3, [r3, #8]
 6403 0020 03F04003 		and	r3, r3, #64
 6404              		.loc 2 2814 6
 6405 0024 002B     		cmp	r3, #0
 6406 0026 05D1     		bne	.L329
 6407              		.loc 2 2814 40 discriminator 1
 6408 0028 FB68     		ldr	r3, [r7, #12]
 6409 002a 9B68     		ldr	r3, [r3, #8]
 6410 002c 03F00103 		and	r3, r3, #1
 6411              		.loc 2 2814 37 discriminator 1
 6412 0030 002B     		cmp	r3, #0
 6413 0032 01D0     		beq	.L330
 6414              	.L329:
2815:Core/Src/stm32f103xx_CMSIS.c **** 			//..       , 
2816:Core/Src/stm32f103xx_CMSIS.c **** 			//    OVR  RXNE.    
2817:Core/Src/stm32f103xx_CMSIS.c **** 			//       DR.
2818:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR;
 6415              		.loc 2 2818 7
 6416 0034 FB68     		ldr	r3, [r7, #12]
 6417 0036 DB68     		ldr	r3, [r3, #12]
 6418              	.L330:
 6419              	.LBB12:
2819:Core/Src/stm32f103xx_CMSIS.c **** 		}
2820:Core/Src/stm32f103xx_CMSIS.c ****         
2821:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2822:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 6420              		.loc 2 2822 17
 6421 0038 0023     		movs	r3, #0
 6422 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6423              		.loc 2 2822 3
 6424 003c 1DE0     		b	.L331
 6425              	.L335:
2823:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   16 
 6426              		.loc 2 2823 12
 6427 003e FB68     		ldr	r3, [r7, #12]
 6428 0040 0022     		movs	r2, #0
 6429 0042 DA60     		str	r2, [r3, #12]
2824:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 6430              		.loc 2 2824 23
 6431 0044 1B4A     		ldr	r2, .L338
 6432 0046 3B68     		ldr	r3, [r7]
 6433 0048 1360     		str	r3, [r2]
2825:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6434              		.loc 2 2825 10
 6435 004a 05E0     		b	.L332
 6436              	.L334:
2826:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2827:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 6437              		.loc 2 2827 9
 6438 004c 194B     		ldr	r3, .L338
 6439 004e 1B68     		ldr	r3, [r3]
 6440              		.loc 2 2827 8
 6441 0050 002B     		cmp	r3, #0
 6442 0052 01D1     		bne	.L332
2828:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 191


 6443              		.loc 2 2828 13
 6444 0054 0023     		movs	r3, #0
 6445 0056 27E0     		b	.L333
 6446              	.L332:
2825:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6447              		.loc 2 2825 12
 6448 0058 FB68     		ldr	r3, [r7, #12]
 6449 005a 9B68     		ldr	r3, [r3, #8]
 6450 005c 03F00103 		and	r3, r3, #1
2825:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6451              		.loc 2 2825 10
 6452 0060 002B     		cmp	r3, #0
 6453 0062 F3D0     		beq	.L334
2829:Core/Src/stm32f103xx_CMSIS.c **** 				}
2830:Core/Src/stm32f103xx_CMSIS.c **** 			}
2831:Core/Src/stm32f103xx_CMSIS.c **** 			*(data + i) = SPI->DR; // 
 6454              		.loc 2 2831 21 discriminator 2
 6455 0064 FB68     		ldr	r3, [r7, #12]
 6456 0066 D968     		ldr	r1, [r3, #12]
 6457              		.loc 2 2831 11 discriminator 2
 6458 0068 FB8A     		ldrh	r3, [r7, #22]
 6459 006a 5B00     		lsls	r3, r3, #1
 6460 006c BA68     		ldr	r2, [r7, #8]
 6461 006e 1344     		add	r3, r3, r2
 6462              		.loc 2 2831 16 discriminator 2
 6463 0070 8AB2     		uxth	r2, r1
 6464 0072 1A80     		strh	r2, [r3]	@ movhi
2822:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   16 
 6465              		.loc 2 2822 40 discriminator 2
 6466 0074 FB8A     		ldrh	r3, [r7, #22]
 6467 0076 0133     		adds	r3, r3, #1
 6468 0078 FB82     		strh	r3, [r7, #22]	@ movhi
 6469              	.L331:
2822:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   16 
 6470              		.loc 2 2822 3 discriminator 1
 6471 007a FA8A     		ldrh	r2, [r7, #22]
 6472 007c FB88     		ldrh	r3, [r7, #6]
 6473 007e 9A42     		cmp	r2, r3
 6474 0080 DDD3     		bcc	.L335
 6475              	.LBE12:
2832:Core/Src/stm32f103xx_CMSIS.c **** 		}
2833:Core/Src/stm32f103xx_CMSIS.c ****         
2834:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 6476              		.loc 2 2834 22
 6477 0082 0C4A     		ldr	r2, .L338
 6478 0084 3B68     		ldr	r3, [r7]
 6479 0086 1360     		str	r3, [r2]
2835:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6480              		.loc 2 2835 9
 6481 0088 05E0     		b	.L336
 6482              	.L337:
2836:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2837:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2838:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 6483              		.loc 2 2838 8
 6484 008a 0A4B     		ldr	r3, .L338
 6485 008c 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 192


 6486              		.loc 2 2838 7
 6487 008e 002B     		cmp	r3, #0
 6488 0090 01D1     		bne	.L336
2839:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 6489              		.loc 2 2839 12
 6490 0092 0023     		movs	r3, #0
 6491 0094 08E0     		b	.L333
 6492              	.L336:
2835:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6493              		.loc 2 2835 10
 6494 0096 FB68     		ldr	r3, [r7, #12]
 6495 0098 9B68     		ldr	r3, [r3, #8]
 6496 009a 03F08003 		and	r3, r3, #128
2835:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6497              		.loc 2 2835 9
 6498 009e 002B     		cmp	r3, #0
 6499 00a0 F3D1     		bne	.L337
2840:Core/Src/stm32f103xx_CMSIS.c **** 			}
2841:Core/Src/stm32f103xx_CMSIS.c **** 		}
2842:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 6500              		.loc 2 2842 10
 6501 00a2 0123     		movs	r3, #1
 6502 00a4 00E0     		b	.L333
 6503              	.L328:
2843:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2844:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 6504              		.loc 2 2844 10
 6505 00a6 0023     		movs	r3, #0
 6506              	.L333:
2845:Core/Src/stm32f103xx_CMSIS.c **** 	}
2846:Core/Src/stm32f103xx_CMSIS.c **** }
 6507              		.loc 2 2846 1
 6508 00a8 1846     		mov	r0, r3
 6509 00aa 1C37     		adds	r7, r7, #28
 6510              	.LCFI200:
 6511              		.cfi_def_cfa_offset 4
 6512 00ac BD46     		mov	sp, r7
 6513              	.LCFI201:
 6514              		.cfi_def_cfa_register 13
 6515              		@ sp needed
 6516 00ae 80BC     		pop	{r7}
 6517              	.LCFI202:
 6518              		.cfi_restore 7
 6519              		.cfi_def_cfa_offset 0
 6520 00b0 7047     		bx	lr
 6521              	.L339:
 6522 00b2 00BF     		.align	2
 6523              	.L338:
 6524 00b4 00000000 		.word	Timeout_counter_ms
 6525              		.cfi_endproc
 6526              	.LFE113:
 6528              		.section	.text.FLASH_Unlock,"ax",%progbits
 6529              		.align	1
 6530              		.global	FLASH_Unlock
 6531              		.syntax unified
 6532              		.thumb
 6533              		.thumb_func
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 193


 6535              	FLASH_Unlock:
 6536              	.LFB114:
2847:Core/Src/stm32f103xx_CMSIS.c **** 
2848:Core/Src/stm32f103xx_CMSIS.c **** /*=================================   FLASH =========================================
2849:Core/Src/stm32f103xx_CMSIS.c **** 
2850:Core/Src/stm32f103xx_CMSIS.c **** /*     FLASH*/
2851:Core/Src/stm32f103xx_CMSIS.c **** /*
2852:Core/Src/stm32f103xx_CMSIS.c **** typedef struct __attribute__((packed)) {
2853:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t Data1;
2854:Core/Src/stm32f103xx_CMSIS.c ****     uint16_t Data2;
2855:Core/Src/stm32f103xx_CMSIS.c ****     uint32_t Data3;
2856:Core/Src/stm32f103xx_CMSIS.c ****     float Data4;
2857:Core/Src/stm32f103xx_CMSIS.c **** } Flash_struct;
2858:Core/Src/stm32f103xx_CMSIS.c **** 
2859:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM;
2860:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM1;*/
2861:Core/Src/stm32f103xx_CMSIS.c **** 
2862:Core/Src/stm32f103xx_CMSIS.c **** /*   FLASH*/
2863:Core/Src/stm32f103xx_CMSIS.c **** /*
2864:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data1 = 0x23;
2865:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data2 = 0x4567;
2866:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data3 = 0x89101112;
2867:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data4 = 3.14159f;
2868:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Page_write(0x0800F000, (uint8_t*)&Flash_data_STM, sizeof(Flash_data_STM));
2869:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Read_data(0x0800F000, (uint8_t*)&Flash_data_STM1, sizeof(Flash_data_STM1));
2870:Core/Src/stm32f103xx_CMSIS.c **** */
2871:Core/Src/stm32f103xx_CMSIS.c ****         
2872:Core/Src/stm32f103xx_CMSIS.c **** 
2873:Core/Src/stm32f103xx_CMSIS.c **** /**
2874:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2875:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2876:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->KEYR  
2877:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2878:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.1 Key values(. 12)
2879:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2880:Core/Src/stm32f103xx_CMSIS.c ****  */
2881:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Unlock(void) {
 6537              		.loc 2 2881 25
 6538              		.cfi_startproc
 6539              		@ args = 0, pretend = 0, frame = 0
 6540              		@ frame_needed = 1, uses_anonymous_args = 0
 6541              		@ link register save eliminated.
 6542 0000 80B4     		push	{r7}
 6543              	.LCFI203:
 6544              		.cfi_def_cfa_offset 4
 6545              		.cfi_offset 7, -4
 6546 0002 00AF     		add	r7, sp, #0
 6547              	.LCFI204:
 6548              		.cfi_def_cfa_register 7
2882:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH->KEYR = 0x45670123; //KEY1
 6549              		.loc 2 2882 7
 6550 0004 044B     		ldr	r3, .L341
 6551              		.loc 2 2882 14
 6552 0006 054A     		ldr	r2, .L341+4
 6553 0008 5A60     		str	r2, [r3, #4]
2883:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH->KEYR = 0xCDEF89AB; //KEY2
 6554              		.loc 2 2883 7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 194


 6555 000a 034B     		ldr	r3, .L341
 6556              		.loc 2 2883 14
 6557 000c 044A     		ldr	r2, .L341+8
 6558 000e 5A60     		str	r2, [r3, #4]
2884:Core/Src/stm32f103xx_CMSIS.c **** }
 6559              		.loc 2 2884 1
 6560 0010 00BF     		nop
 6561 0012 BD46     		mov	sp, r7
 6562              	.LCFI205:
 6563              		.cfi_def_cfa_register 13
 6564              		@ sp needed
 6565 0014 80BC     		pop	{r7}
 6566              	.LCFI206:
 6567              		.cfi_restore 7
 6568              		.cfi_def_cfa_offset 0
 6569 0016 7047     		bx	lr
 6570              	.L342:
 6571              		.align	2
 6572              	.L341:
 6573 0018 00200240 		.word	1073881088
 6574 001c 23016745 		.word	1164378403
 6575 0020 AB89EFCD 		.word	-839939669
 6576              		.cfi_endproc
 6577              	.LFE114:
 6579              		.section	.text.FLASH_Lock,"ax",%progbits
 6580              		.align	1
 6581              		.global	FLASH_Lock
 6582              		.syntax unified
 6583              		.thumb
 6584              		.thumb_func
 6586              	FLASH_Lock:
 6587              	.LFB115:
2885:Core/Src/stm32f103xx_CMSIS.c **** 
2886:Core/Src/stm32f103xx_CMSIS.c **** /**
2887:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2888:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2889:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->CR, FLASH_CR_LOCK 
2890:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2891:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 3.5 Flash control register (FLASH_CR)(. 26)
2892:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2893:Core/Src/stm32f103xx_CMSIS.c ****  */
2894:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Lock(void) {
 6588              		.loc 2 2894 23
 6589              		.cfi_startproc
 6590              		@ args = 0, pretend = 0, frame = 0
 6591              		@ frame_needed = 1, uses_anonymous_args = 0
 6592              		@ link register save eliminated.
 6593 0000 80B4     		push	{r7}
 6594              	.LCFI207:
 6595              		.cfi_def_cfa_offset 4
 6596              		.cfi_offset 7, -4
 6597 0002 00AF     		add	r7, sp, #0
 6598              	.LCFI208:
 6599              		.cfi_def_cfa_register 7
2895:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 6600              		.loc 2 2895 2
 6601 0004 044B     		ldr	r3, .L344
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 195


 6602 0006 1B69     		ldr	r3, [r3, #16]
 6603 0008 034A     		ldr	r2, .L344
 6604 000a 43F08003 		orr	r3, r3, #128
 6605 000e 1361     		str	r3, [r2, #16]
2896:Core/Src/stm32f103xx_CMSIS.c **** }
 6606              		.loc 2 2896 1
 6607 0010 00BF     		nop
 6608 0012 BD46     		mov	sp, r7
 6609              	.LCFI209:
 6610              		.cfi_def_cfa_register 13
 6611              		@ sp needed
 6612 0014 80BC     		pop	{r7}
 6613              	.LCFI210:
 6614              		.cfi_restore 7
 6615              		.cfi_def_cfa_offset 0
 6616 0016 7047     		bx	lr
 6617              	.L345:
 6618              		.align	2
 6619              	.L344:
 6620 0018 00200240 		.word	1073881088
 6621              		.cfi_endproc
 6622              	.LFE115:
 6624              		.section	.text.FLASH_Page_erase,"ax",%progbits
 6625              		.align	1
 6626              		.global	FLASH_Page_erase
 6627              		.syntax unified
 6628              		.thumb
 6629              		.thumb_func
 6631              	FLASH_Page_erase:
 6632              	.LFB116:
2897:Core/Src/stm32f103xx_CMSIS.c **** 
2898:Core/Src/stm32f103xx_CMSIS.c **** /**
2899:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2900:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2901:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2902:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 2.3.4 Flash memory erase(. 15)
2903:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2904:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2905:Core/Src/stm32f103xx_CMSIS.c ****  */
2906:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_erase(uint16_t Adress) {
 6633              		.loc 2 2906 40
 6634              		.cfi_startproc
 6635              		@ args = 0, pretend = 0, frame = 8
 6636              		@ frame_needed = 1, uses_anonymous_args = 0
 6637 0000 80B5     		push	{r7, lr}
 6638              	.LCFI211:
 6639              		.cfi_def_cfa_offset 8
 6640              		.cfi_offset 7, -8
 6641              		.cfi_offset 14, -4
 6642 0002 82B0     		sub	sp, sp, #8
 6643              	.LCFI212:
 6644              		.cfi_def_cfa_offset 16
 6645 0004 00AF     		add	r7, sp, #0
 6646              	.LCFI213:
 6647              		.cfi_def_cfa_register 7
 6648 0006 0346     		mov	r3, r0
 6649 0008 FB80     		strh	r3, [r7, #6]	@ movhi
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 196


2907:Core/Src/stm32f103xx_CMSIS.c **** 	//  ,   
2908:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6650              		.loc 2 2908 6
 6651 000a 184B     		ldr	r3, .L350
 6652 000c 1B69     		ldr	r3, [r3, #16]
 6653 000e 03F08003 		and	r3, r3, #128
 6654              		.loc 2 2908 5
 6655 0012 002B     		cmp	r3, #0
 6656 0014 01D0     		beq	.L347
2909:Core/Src/stm32f103xx_CMSIS.c **** 		FLASH_Unlock();
 6657              		.loc 2 2909 3
 6658 0016 FFF7FEFF 		bl	FLASH_Unlock
 6659              	.L347:
2910:Core/Src/stm32f103xx_CMSIS.c **** 	}
2911:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->CR, FLASH_CR_PER); //   
 6660              		.loc 2 2911 2
 6661 001a 144B     		ldr	r3, .L350
 6662 001c 1B69     		ldr	r3, [r3, #16]
 6663 001e 134A     		ldr	r2, .L350
 6664 0020 43F00203 		orr	r3, r3, #2
 6665 0024 1361     		str	r3, [r2, #16]
2912:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH->AR = Adress; // 
 6666              		.loc 2 2912 7
 6667 0026 114A     		ldr	r2, .L350
 6668              		.loc 2 2912 12
 6669 0028 FB88     		ldrh	r3, [r7, #6]
 6670 002a 5361     		str	r3, [r2, #20]
2913:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->CR, FLASH_CR_STRT); // 
 6671              		.loc 2 2913 2
 6672 002c 0F4B     		ldr	r3, .L350
 6673 002e 1B69     		ldr	r3, [r3, #16]
 6674 0030 0E4A     		ldr	r2, .L350
 6675 0032 43F04003 		orr	r3, r3, #64
 6676 0036 1361     		str	r3, [r2, #16]
2914:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_BSY)) ; //,   
 6677              		.loc 2 2914 8
 6678 0038 00BF     		nop
 6679              	.L348:
 6680              		.loc 2 2914 9 discriminator 1
 6681 003a 0C4B     		ldr	r3, .L350
 6682 003c DB68     		ldr	r3, [r3, #12]
 6683 003e 03F00103 		and	r3, r3, #1
 6684              		.loc 2 2914 8 discriminator 1
 6685 0042 002B     		cmp	r3, #0
 6686 0044 F9D1     		bne	.L348
2915:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0) ; //  
 6687              		.loc 2 2915 8
 6688 0046 00BF     		nop
 6689              	.L349:
 6690              		.loc 2 2915 9 discriminator 1
 6691 0048 084B     		ldr	r3, .L350
 6692 004a DB68     		ldr	r3, [r3, #12]
 6693 004c 03F02003 		and	r3, r3, #32
 6694              		.loc 2 2915 8 discriminator 1
 6695 0050 002B     		cmp	r3, #0
 6696 0052 F9D0     		beq	.L349
2916:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(FLASH->CR, FLASH_CR_PER); // .
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 197


 6697              		.loc 2 2916 2
 6698 0054 054B     		ldr	r3, .L350
 6699 0056 1B69     		ldr	r3, [r3, #16]
 6700 0058 044A     		ldr	r2, .L350
 6701 005a 23F00203 		bic	r3, r3, #2
 6702 005e 1361     		str	r3, [r2, #16]
2917:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH_Lock(); // 
 6703              		.loc 2 2917 2
 6704 0060 FFF7FEFF 		bl	FLASH_Lock
2918:Core/Src/stm32f103xx_CMSIS.c **** }
 6705              		.loc 2 2918 1
 6706 0064 00BF     		nop
 6707 0066 0837     		adds	r7, r7, #8
 6708              	.LCFI214:
 6709              		.cfi_def_cfa_offset 8
 6710 0068 BD46     		mov	sp, r7
 6711              	.LCFI215:
 6712              		.cfi_def_cfa_register 13
 6713              		@ sp needed
 6714 006a 80BD     		pop	{r7, pc}
 6715              	.L351:
 6716              		.align	2
 6717              	.L350:
 6718 006c 00200240 		.word	1073881088
 6719              		.cfi_endproc
 6720              	.LFE116:
 6722              		.section	.text.FLASH_Page_write,"ax",%progbits
 6723              		.align	1
 6724              		.global	FLASH_Page_write
 6725              		.syntax unified
 6726              		.thumb
 6727              		.thumb_func
 6729              	FLASH_Page_write:
 6730              	.LFB117:
2919:Core/Src/stm32f103xx_CMSIS.c **** 
2920:Core/Src/stm32f103xx_CMSIS.c **** /**
2921:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2922:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2923:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2924:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
2925:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2926:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     flash
2927:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  ,     flash
2928:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2929:Core/Src/stm32f103xx_CMSIS.c ****  */
2930:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_write(uint32_t Adress, uint8_t *Data, uint16_t Size) {
 6731              		.loc 2 2930 70
 6732              		.cfi_startproc
 6733              		@ args = 0, pretend = 0, frame = 24
 6734              		@ frame_needed = 1, uses_anonymous_args = 0
 6735 0000 80B5     		push	{r7, lr}
 6736              	.LCFI216:
 6737              		.cfi_def_cfa_offset 8
 6738              		.cfi_offset 7, -8
 6739              		.cfi_offset 14, -4
 6740 0002 86B0     		sub	sp, sp, #24
 6741              	.LCFI217:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 198


 6742              		.cfi_def_cfa_offset 32
 6743 0004 00AF     		add	r7, sp, #0
 6744              	.LCFI218:
 6745              		.cfi_def_cfa_register 7
 6746 0006 F860     		str	r0, [r7, #12]
 6747 0008 B960     		str	r1, [r7, #8]
 6748 000a 1346     		mov	r3, r2
 6749 000c FB80     		strh	r3, [r7, #6]	@ movhi
2931:Core/Src/stm32f103xx_CMSIS.c **** 	//    
2932:Core/Src/stm32f103xx_CMSIS.c **** 	//  
2933:Core/Src/stm32f103xx_CMSIS.c **** 	if (Size % 2) {
 6750              		.loc 2 2933 6
 6751 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 6752 0010 03F00103 		and	r3, r3, #1
 6753 0014 9BB2     		uxth	r3, r3
 6754              		.loc 2 2933 5
 6755 0016 002B     		cmp	r3, #0
 6756 0018 38D0     		beq	.L353
2934:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
 6757              		.loc 2 2934 8
 6758 001a FB88     		ldrh	r3, [r7, #6]
 6759 001c 5B08     		lsrs	r3, r3, #1
 6760 001e FB80     		strh	r3, [r7, #6]	@ movhi
2935:Core/Src/stm32f103xx_CMSIS.c **** 		FLASH_Page_erase(Adress); //  
 6761              		.loc 2 2935 3
 6762 0020 FB68     		ldr	r3, [r7, #12]
 6763 0022 9BB2     		uxth	r3, r3
 6764 0024 1846     		mov	r0, r3
 6765 0026 FFF7FEFF 		bl	FLASH_Page_erase
2936:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   
2937:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6766              		.loc 2 2937 7
 6767 002a 3B4B     		ldr	r3, .L364
 6768 002c 1B69     		ldr	r3, [r3, #16]
 6769 002e 03F08003 		and	r3, r3, #128
 6770              		.loc 2 2937 6
 6771 0032 002B     		cmp	r3, #0
 6772 0034 01D0     		beq	.L354
2938:Core/Src/stm32f103xx_CMSIS.c **** 			FLASH_Unlock();
 6773              		.loc 2 2938 4
 6774 0036 FFF7FEFF 		bl	FLASH_Unlock
 6775              	.L354:
2939:Core/Src/stm32f103xx_CMSIS.c **** 		}
2940:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(FLASH->CR, FLASH_CR_PG); //  "programming"
 6776              		.loc 2 2940 3
 6777 003a 374B     		ldr	r3, .L364
 6778 003c 1B69     		ldr	r3, [r3, #16]
 6779 003e 364A     		ldr	r2, .L364
 6780 0040 43F00103 		orr	r3, r3, #1
 6781 0044 1361     		str	r3, [r2, #16]
 6782              	.LBB13:
2941:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2942:Core/Src/stm32f103xx_CMSIS.c **** 		for (int i = 0; i < Size; i++) {
 6783              		.loc 2 2942 12
 6784 0046 0023     		movs	r3, #0
 6785 0048 7B61     		str	r3, [r7, #20]
 6786              		.loc 2 2942 3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 199


 6787 004a 0DE0     		b	.L355
 6788              	.L356:
2943:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6789              		.loc 2 2943 55 discriminator 3
 6790 004c 7B69     		ldr	r3, [r7, #20]
 6791 004e 5B00     		lsls	r3, r3, #1
 6792 0050 BA68     		ldr	r2, [r7, #8]
 6793 0052 1344     		add	r3, r3, r2
 6794              		.loc 2 2943 28 discriminator 3
 6795 0054 7A69     		ldr	r2, [r7, #20]
 6796 0056 5200     		lsls	r2, r2, #1
 6797 0058 1146     		mov	r1, r2
 6798              		.loc 2 2943 24 discriminator 3
 6799 005a FA68     		ldr	r2, [r7, #12]
 6800 005c 0A44     		add	r2, r2, r1
 6801              		.loc 2 2943 35 discriminator 3
 6802 005e 1B88     		ldrh	r3, [r3]
 6803              		.loc 2 2943 33 discriminator 3
 6804 0060 1380     		strh	r3, [r2]	@ movhi
2942:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6805              		.loc 2 2942 30 discriminator 3
 6806 0062 7B69     		ldr	r3, [r7, #20]
 6807 0064 0133     		adds	r3, r3, #1
 6808 0066 7B61     		str	r3, [r7, #20]
 6809              	.L355:
2942:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6810              		.loc 2 2942 21 discriminator 1
 6811 0068 FB88     		ldrh	r3, [r7, #6]
2942:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6812              		.loc 2 2942 3 discriminator 1
 6813 006a 7A69     		ldr	r2, [r7, #20]
 6814 006c 9A42     		cmp	r2, r3
 6815 006e EDDB     		blt	.L356
 6816              	.LBE13:
2944:Core/Src/stm32f103xx_CMSIS.c **** 		}
2945:Core/Src/stm32f103xx_CMSIS.c **** 		//   8 
2946:Core/Src/stm32f103xx_CMSIS.c **** 		*(uint16_t*)(Adress + Size * 2) = *((uint8_t*)(Data) + Size * 2);
 6817              		.loc 2 2946 63
 6818 0070 FB88     		ldrh	r3, [r7, #6]
 6819 0072 5B00     		lsls	r3, r3, #1
 6820 0074 1A46     		mov	r2, r3
 6821              		.loc 2 2946 56
 6822 0076 BB68     		ldr	r3, [r7, #8]
 6823 0078 1344     		add	r3, r3, r2
 6824              		.loc 2 2946 37
 6825 007a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 6826              		.loc 2 2946 30
 6827 007c FB88     		ldrh	r3, [r7, #6]
 6828 007e 5B00     		lsls	r3, r3, #1
 6829 0080 1946     		mov	r1, r3
 6830              		.loc 2 2946 23
 6831 0082 FB68     		ldr	r3, [r7, #12]
 6832 0084 0B44     		add	r3, r3, r1
 6833              		.loc 2 2946 37
 6834 0086 92B2     		uxth	r2, r2
 6835              		.loc 2 2946 35
 6836 0088 1A80     		strh	r2, [r3]	@ movhi
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 200


 6837 008a 2AE0     		b	.L363
 6838              	.L353:
2947:Core/Src/stm32f103xx_CMSIS.c **** 	}
2948:Core/Src/stm32f103xx_CMSIS.c **** 	//  
2949:Core/Src/stm32f103xx_CMSIS.c **** 	else {
2950:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
 6839              		.loc 2 2950 8
 6840 008c FB88     		ldrh	r3, [r7, #6]
 6841 008e 5B08     		lsrs	r3, r3, #1
 6842 0090 FB80     		strh	r3, [r7, #6]	@ movhi
2951:Core/Src/stm32f103xx_CMSIS.c **** 		FLASH_Page_erase(Adress); //  
 6843              		.loc 2 2951 3
 6844 0092 FB68     		ldr	r3, [r7, #12]
 6845 0094 9BB2     		uxth	r3, r3
 6846 0096 1846     		mov	r0, r3
 6847 0098 FFF7FEFF 		bl	FLASH_Page_erase
2952:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   
2953:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6848              		.loc 2 2953 7
 6849 009c 1E4B     		ldr	r3, .L364
 6850 009e 1B69     		ldr	r3, [r3, #16]
 6851 00a0 03F08003 		and	r3, r3, #128
 6852              		.loc 2 2953 6
 6853 00a4 002B     		cmp	r3, #0
 6854 00a6 01D0     		beq	.L358
2954:Core/Src/stm32f103xx_CMSIS.c **** 			FLASH_Unlock();
 6855              		.loc 2 2954 4
 6856 00a8 FFF7FEFF 		bl	FLASH_Unlock
 6857              	.L358:
2955:Core/Src/stm32f103xx_CMSIS.c **** 		}
2956:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(FLASH->CR, FLASH_CR_PG); //  "programming"
 6858              		.loc 2 2956 3
 6859 00ac 1A4B     		ldr	r3, .L364
 6860 00ae 1B69     		ldr	r3, [r3, #16]
 6861 00b0 194A     		ldr	r2, .L364
 6862 00b2 43F00103 		orr	r3, r3, #1
 6863 00b6 1361     		str	r3, [r2, #16]
 6864              	.LBB14:
2957:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2958:Core/Src/stm32f103xx_CMSIS.c **** 		for (int i = 0; i < Size; i++) {
 6865              		.loc 2 2958 12
 6866 00b8 0023     		movs	r3, #0
 6867 00ba 3B61     		str	r3, [r7, #16]
 6868              		.loc 2 2958 3
 6869 00bc 0DE0     		b	.L359
 6870              	.L360:
2959:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6871              		.loc 2 2959 55 discriminator 3
 6872 00be 3B69     		ldr	r3, [r7, #16]
 6873 00c0 5B00     		lsls	r3, r3, #1
 6874 00c2 BA68     		ldr	r2, [r7, #8]
 6875 00c4 1344     		add	r3, r3, r2
 6876              		.loc 2 2959 28 discriminator 3
 6877 00c6 3A69     		ldr	r2, [r7, #16]
 6878 00c8 5200     		lsls	r2, r2, #1
 6879 00ca 1146     		mov	r1, r2
 6880              		.loc 2 2959 24 discriminator 3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 201


 6881 00cc FA68     		ldr	r2, [r7, #12]
 6882 00ce 0A44     		add	r2, r2, r1
 6883              		.loc 2 2959 35 discriminator 3
 6884 00d0 1B88     		ldrh	r3, [r3]
 6885              		.loc 2 2959 33 discriminator 3
 6886 00d2 1380     		strh	r3, [r2]	@ movhi
2958:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6887              		.loc 2 2958 30 discriminator 3
 6888 00d4 3B69     		ldr	r3, [r7, #16]
 6889 00d6 0133     		adds	r3, r3, #1
 6890 00d8 3B61     		str	r3, [r7, #16]
 6891              	.L359:
2958:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6892              		.loc 2 2958 21 discriminator 1
 6893 00da FB88     		ldrh	r3, [r7, #6]
2958:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6894              		.loc 2 2958 3 discriminator 1
 6895 00dc 3A69     		ldr	r2, [r7, #16]
 6896 00de 9A42     		cmp	r2, r3
 6897 00e0 EDDB     		blt	.L360
 6898              	.L363:
 6899              	.LBE14:
2960:Core/Src/stm32f103xx_CMSIS.c **** 		}
2961:Core/Src/stm32f103xx_CMSIS.c **** 	}
2962:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_BSY)) ;
 6900              		.loc 2 2962 8
 6901 00e2 00BF     		nop
 6902              	.L361:
 6903              		.loc 2 2962 9 discriminator 1
 6904 00e4 0C4B     		ldr	r3, .L364
 6905 00e6 DB68     		ldr	r3, [r3, #12]
 6906 00e8 03F00103 		and	r3, r3, #1
 6907              		.loc 2 2962 8 discriminator 1
 6908 00ec 002B     		cmp	r3, #0
 6909 00ee F9D1     		bne	.L361
2963:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0) ;
 6910              		.loc 2 2963 8
 6911 00f0 00BF     		nop
 6912              	.L362:
 6913              		.loc 2 2963 9 discriminator 1
 6914 00f2 094B     		ldr	r3, .L364
 6915 00f4 DB68     		ldr	r3, [r3, #12]
 6916 00f6 03F02003 		and	r3, r3, #32
 6917              		.loc 2 2963 8 discriminator 1
 6918 00fa 002B     		cmp	r3, #0
 6919 00fc F9D0     		beq	.L362
2964:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 6920              		.loc 2 2964 2
 6921 00fe 064B     		ldr	r3, .L364
 6922 0100 1B69     		ldr	r3, [r3, #16]
 6923 0102 054A     		ldr	r2, .L364
 6924 0104 23F00103 		bic	r3, r3, #1
 6925 0108 1361     		str	r3, [r2, #16]
2965:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH_Lock(); 
 6926              		.loc 2 2965 2
 6927 010a FFF7FEFF 		bl	FLASH_Lock
2966:Core/Src/stm32f103xx_CMSIS.c **** }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 202


 6928              		.loc 2 2966 1
 6929 010e 00BF     		nop
 6930 0110 1837     		adds	r7, r7, #24
 6931              	.LCFI219:
 6932              		.cfi_def_cfa_offset 8
 6933 0112 BD46     		mov	sp, r7
 6934              	.LCFI220:
 6935              		.cfi_def_cfa_register 13
 6936              		@ sp needed
 6937 0114 80BD     		pop	{r7, pc}
 6938              	.L365:
 6939 0116 00BF     		.align	2
 6940              	.L364:
 6941 0118 00200240 		.word	1073881088
 6942              		.cfi_endproc
 6943              	.LFE117:
 6945              		.section	.text.FLASH_Read_data,"ax",%progbits
 6946              		.align	1
 6947              		.global	FLASH_Read_data
 6948              		.syntax unified
 6949              		.thumb
 6950              		.thumb_func
 6952              	FLASH_Read_data:
 6953              	.LFB118:
2967:Core/Src/stm32f103xx_CMSIS.c **** 
2968:Core/Src/stm32f103xx_CMSIS.c **** /**
2969:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2970:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH. 
2971:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2972:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
2973:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash,    
2974:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     
2975:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  .    .
2976:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2977:Core/Src/stm32f103xx_CMSIS.c ****  */
2978:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Read_data(uint32_t Adress, uint8_t *Data, uint16_t Size) {
 6954              		.loc 2 2978 69
 6955              		.cfi_startproc
 6956              		@ args = 0, pretend = 0, frame = 24
 6957              		@ frame_needed = 1, uses_anonymous_args = 0
 6958              		@ link register save eliminated.
 6959 0000 80B4     		push	{r7}
 6960              	.LCFI221:
 6961              		.cfi_def_cfa_offset 4
 6962              		.cfi_offset 7, -4
 6963 0002 87B0     		sub	sp, sp, #28
 6964              	.LCFI222:
 6965              		.cfi_def_cfa_offset 32
 6966 0004 00AF     		add	r7, sp, #0
 6967              	.LCFI223:
 6968              		.cfi_def_cfa_register 7
 6969 0006 F860     		str	r0, [r7, #12]
 6970 0008 B960     		str	r1, [r7, #8]
 6971 000a 1346     		mov	r3, r2
 6972 000c FB80     		strh	r3, [r7, #6]	@ movhi
2979:Core/Src/stm32f103xx_CMSIS.c **** 	//    
2980:Core/Src/stm32f103xx_CMSIS.c **** 	//     
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 203


2981:Core/Src/stm32f103xx_CMSIS.c **** 	if (Size % 2) {
 6973              		.loc 2 2981 6
 6974 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 6975 0010 03F00103 		and	r3, r3, #1
 6976 0014 9BB2     		uxth	r3, r3
 6977              		.loc 2 2981 5
 6978 0016 002B     		cmp	r3, #0
 6979 0018 26D0     		beq	.L367
2982:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
 6980              		.loc 2 2982 8
 6981 001a FB88     		ldrh	r3, [r7, #6]
 6982 001c 5B08     		lsrs	r3, r3, #1
 6983 001e FB80     		strh	r3, [r7, #6]	@ movhi
 6984              	.LBB15:
2983:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2984:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size; i++) {
 6985              		.loc 2 2984 17
 6986 0020 0023     		movs	r3, #0
 6987 0022 FB82     		strh	r3, [r7, #22]	@ movhi
 6988              		.loc 2 2984 3
 6989 0024 0EE0     		b	.L368
 6990              	.L369:
2985:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6991              		.loc 2 2985 53 discriminator 3
 6992 0026 FB8A     		ldrh	r3, [r7, #22]
 6993 0028 5B00     		lsls	r3, r3, #1
 6994 002a 1A46     		mov	r2, r3
 6995              		.loc 2 2985 49 discriminator 3
 6996 002c FB68     		ldr	r3, [r7, #12]
 6997 002e 1344     		add	r3, r3, r2
 6998              		.loc 2 2985 30 discriminator 3
 6999 0030 1946     		mov	r1, r3
 7000              		.loc 2 2985 22 discriminator 3
 7001 0032 FB8A     		ldrh	r3, [r7, #22]
 7002 0034 5B00     		lsls	r3, r3, #1
 7003 0036 BA68     		ldr	r2, [r7, #8]
 7004 0038 1344     		add	r3, r3, r2
 7005              		.loc 2 2985 29 discriminator 3
 7006 003a 0A88     		ldrh	r2, [r1]
 7007              		.loc 2 2985 27 discriminator 3
 7008 003c 1A80     		strh	r2, [r3]	@ movhi
2984:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7009              		.loc 2 2984 35 discriminator 3
 7010 003e FB8A     		ldrh	r3, [r7, #22]
 7011 0040 0133     		adds	r3, r3, #1
 7012 0042 FB82     		strh	r3, [r7, #22]	@ movhi
 7013              	.L368:
2984:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7014              		.loc 2 2984 3 discriminator 1
 7015 0044 FA8A     		ldrh	r2, [r7, #22]
 7016 0046 FB88     		ldrh	r3, [r7, #6]
 7017 0048 9A42     		cmp	r2, r3
 7018 004a ECD3     		bcc	.L369
 7019              	.LBE15:
2986:Core/Src/stm32f103xx_CMSIS.c **** 		}
2987:Core/Src/stm32f103xx_CMSIS.c **** 		//  8 
2988:Core/Src/stm32f103xx_CMSIS.c **** 		*((uint8_t*)Data + Size * 2) = *(uint16_t*)(Adress + Size * 2);
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 204


 7020              		.loc 2 2988 61
 7021 004c FB88     		ldrh	r3, [r7, #6]
 7022 004e 5B00     		lsls	r3, r3, #1
 7023 0050 1A46     		mov	r2, r3
 7024              		.loc 2 2988 54
 7025 0052 FB68     		ldr	r3, [r7, #12]
 7026 0054 1344     		add	r3, r3, r2
 7027              		.loc 2 2988 34
 7028 0056 1A88     		ldrh	r2, [r3]
 7029              		.loc 2 2988 27
 7030 0058 FB88     		ldrh	r3, [r7, #6]
 7031 005a 5B00     		lsls	r3, r3, #1
 7032 005c 1946     		mov	r1, r3
 7033              		.loc 2 2988 20
 7034 005e BB68     		ldr	r3, [r7, #8]
 7035 0060 0B44     		add	r3, r3, r1
 7036              		.loc 2 2988 32
 7037 0062 D2B2     		uxtb	r2, r2
 7038 0064 1A70     		strb	r2, [r3]
2989:Core/Src/stm32f103xx_CMSIS.c **** 	}//     
2990:Core/Src/stm32f103xx_CMSIS.c **** 	else {
2991:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
2992:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2993:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size; i++) {
2994:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
2995:Core/Src/stm32f103xx_CMSIS.c **** 		}
2996:Core/Src/stm32f103xx_CMSIS.c **** 	}
2997:Core/Src/stm32f103xx_CMSIS.c **** }
 7039              		.loc 2 2997 1
 7040 0066 18E0     		b	.L373
 7041              	.L367:
2991:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
 7042              		.loc 2 2991 8
 7043 0068 FB88     		ldrh	r3, [r7, #6]
 7044 006a 5B08     		lsrs	r3, r3, #1
 7045 006c FB80     		strh	r3, [r7, #6]	@ movhi
 7046              	.LBB16:
2993:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7047              		.loc 2 2993 17
 7048 006e 0023     		movs	r3, #0
 7049 0070 BB82     		strh	r3, [r7, #20]	@ movhi
2993:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7050              		.loc 2 2993 3
 7051 0072 0EE0     		b	.L371
 7052              	.L372:
2994:Core/Src/stm32f103xx_CMSIS.c **** 		}
 7053              		.loc 2 2994 53 discriminator 3
 7054 0074 BB8A     		ldrh	r3, [r7, #20]
 7055 0076 5B00     		lsls	r3, r3, #1
 7056 0078 1A46     		mov	r2, r3
2994:Core/Src/stm32f103xx_CMSIS.c **** 		}
 7057              		.loc 2 2994 49 discriminator 3
 7058 007a FB68     		ldr	r3, [r7, #12]
 7059 007c 1344     		add	r3, r3, r2
2994:Core/Src/stm32f103xx_CMSIS.c **** 		}
 7060              		.loc 2 2994 30 discriminator 3
 7061 007e 1946     		mov	r1, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 205


2994:Core/Src/stm32f103xx_CMSIS.c **** 		}
 7062              		.loc 2 2994 22 discriminator 3
 7063 0080 BB8A     		ldrh	r3, [r7, #20]
 7064 0082 5B00     		lsls	r3, r3, #1
 7065 0084 BA68     		ldr	r2, [r7, #8]
 7066 0086 1344     		add	r3, r3, r2
2994:Core/Src/stm32f103xx_CMSIS.c **** 		}
 7067              		.loc 2 2994 29 discriminator 3
 7068 0088 0A88     		ldrh	r2, [r1]
2994:Core/Src/stm32f103xx_CMSIS.c **** 		}
 7069              		.loc 2 2994 27 discriminator 3
 7070 008a 1A80     		strh	r2, [r3]	@ movhi
2993:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7071              		.loc 2 2993 35 discriminator 3
 7072 008c BB8A     		ldrh	r3, [r7, #20]
 7073 008e 0133     		adds	r3, r3, #1
 7074 0090 BB82     		strh	r3, [r7, #20]	@ movhi
 7075              	.L371:
2993:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 7076              		.loc 2 2993 3 discriminator 1
 7077 0092 BA8A     		ldrh	r2, [r7, #20]
 7078 0094 FB88     		ldrh	r3, [r7, #6]
 7079 0096 9A42     		cmp	r2, r3
 7080 0098 ECD3     		bcc	.L372
 7081              	.L373:
 7082              	.LBE16:
 7083              		.loc 2 2997 1
 7084 009a 00BF     		nop
 7085 009c 1C37     		adds	r7, r7, #28
 7086              	.LCFI224:
 7087              		.cfi_def_cfa_offset 4
 7088 009e BD46     		mov	sp, r7
 7089              	.LCFI225:
 7090              		.cfi_def_cfa_register 13
 7091              		@ sp needed
 7092 00a0 80BC     		pop	{r7}
 7093              	.LCFI226:
 7094              		.cfi_restore 7
 7095              		.cfi_def_cfa_offset 0
 7096 00a2 7047     		bx	lr
 7097              		.cfi_endproc
 7098              	.LFE118:
 7100              		.text
 7101              	.Letext0:
 7102              		.file 3 "Drivers/CMSIS/stm32f103xb.h"
 7103              		.file 4 "c:\\st\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_
 7104              		.file 5 "c:\\st\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 7105              		.file 6 "Core/Inc/stm32f103xx_CMSIS.h"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 206


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f103xx_CMSIS.c
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:18     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:23     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:79     .text.__NVIC_EnableIRQ:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:84     .text.CMSIS_Debug_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:90     .text.CMSIS_Debug_init:00000000 CMSIS_Debug_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:156    .text.CMSIS_Debug_init:00000050 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:163    .text.CMSIS_RCC_SystemClock_72MHz:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:169    .text.CMSIS_RCC_SystemClock_72MHz:00000000 CMSIS_RCC_SystemClock_72MHz
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:341    .text.CMSIS_RCC_SystemClock_72MHz:00000124 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:347    .text.CMSIS_SysTick_Timer_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:353    .text.CMSIS_SysTick_Timer_init:00000000 CMSIS_SysTick_Timer_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:421    .text.CMSIS_SysTick_Timer_init:0000005c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:431    .bss.SysTimer_ms:00000000 SysTimer_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:428    .bss.SysTimer_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:438    .bss.Delay_counter_ms:00000000 Delay_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:435    .bss.Delay_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:445    .bss.Timeout_counter_ms:00000000 Timeout_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:442    .bss.Timeout_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:448    .text.Delay_ms:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:454    .text.Delay_ms:00000000 Delay_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:503    .text.Delay_ms:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:508    .text.SysTick_Handler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:514    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:574    .text.SysTick_Handler:0000003c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:581    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:587    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 CMSIS_PC13_OUTPUT_Push_Pull_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:634    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:640    .text.CMSIS_GPIO_MODE_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:645    .text.CMSIS_GPIO_MODE_Set:00000000 CMSIS_GPIO_MODE_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:749    .text.CMSIS_GPIO_SPEED_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:754    .text.CMSIS_GPIO_SPEED_Set:00000000 CMSIS_GPIO_SPEED_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:856    .text.CMSIS_GPIO_CNF_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:861    .text.CMSIS_GPIO_CNF_Set:00000000 CMSIS_GPIO_CNF_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:951    .text.CMSIS_GPIO_Reg_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:956    .text.CMSIS_GPIO_Reg_Set:00000000 CMSIS_GPIO_Reg_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1063   .text.CMSIS_GPIO_Reg_Set:0000008c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1067   .text.CMSIS_GPIO_Reg_Set:0000009c $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1147   .text.CMSIS_GPIO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1153   .text.CMSIS_GPIO_init:00000000 CMSIS_GPIO_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1319   .text.CMSIS_GPIO_init:000000f8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1329   .text.CMSIS_Blink_PC13:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1335   .text.CMSIS_Blink_PC13:00000000 CMSIS_Blink_PC13
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1382   .text.CMSIS_Blink_PC13:0000002c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1387   .text.CMSIS_PA8_MCO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1393   .text.CMSIS_PA8_MCO_init:00000000 CMSIS_PA8_MCO_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1446   .text.CMSIS_PA8_MCO_init:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1452   .text.CMSIS_RCC_AFIO_enable:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1458   .text.CMSIS_RCC_AFIO_enable:00000000 CMSIS_RCC_AFIO_enable
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1492   .text.CMSIS_RCC_AFIO_enable:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1497   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1503   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 CMSIS_AFIO_EXTICR1_B0_select
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1538   .text.CMSIS_AFIO_EXTICR1_B0_select:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1543   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1549   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 CMSIS_PB0_INPUT_Pull_Down_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1601   .text.CMSIS_PB0_INPUT_Pull_Down_init:0000003c $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 207


C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1607   .text.CMSIS_EXTI_0_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1613   .text.CMSIS_EXTI_0_init:00000000 CMSIS_EXTI_0_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1648   .text.CMSIS_EXTI_0_init:00000028 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1653   .text.EXTI0_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1659   .text.EXTI0_IRQHandler:00000000 EXTI0_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1693   .text.EXTI0_IRQHandler:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1698   .text.CMSIS_TIM3_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1704   .text.CMSIS_TIM3_init:00000000 CMSIS_TIM3_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1803   .text.CMSIS_TIM3_init:000000a0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1809   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1815   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 CMSIS_TIM3_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1910   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1917   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:1923   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 CMSIS_TIM3_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2018   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2025   .text.TIM3_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2031   .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2073   .text.TIM3_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2078   .text.CMSIS_TIM1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2084   .text.CMSIS_TIM1_init:00000000 CMSIS_TIM1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2200   .text.CMSIS_TIM1_init:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2206   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2212   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 CMSIS_TIM1_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2307   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2314   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2320   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 CMSIS_TIM1_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2415   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2422   .text.TIM1_UP_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2428   .text.TIM1_UP_IRQHandler:00000000 TIM1_UP_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2470   .text.TIM1_UP_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2479   .bss.ADC_RAW_Data:00000000 ADC_RAW_Data
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2476   .bss.ADC_RAW_Data:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2482   .text.CMSIS_ADC_DMA_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2488   .text.CMSIS_ADC_DMA_init:00000000 CMSIS_ADC_DMA_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2797   .text.CMSIS_ADC_DMA_init:00000240 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2807   .text.ADC1_2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2813   .text.ADC1_2_IRQHandler:00000000 ADC1_2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2852   .text.ADC1_2_IRQHandler:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2857   .text.DMA1_Channel1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2863   .text.DMA1_Channel1_IRQHandler:00000000 DMA1_Channel1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2921   .text.DMA1_Channel1_IRQHandler:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2930   .bss.husart1:00000000 husart1
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2927   .bss.husart1:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2937   .bss.husart2:00000000 husart2
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2934   .bss.husart2:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2940   .text.CMSIS_USART1_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:2946   .text.CMSIS_USART1_Init:00000000 CMSIS_USART1_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3127   .text.CMSIS_USART1_Init:00000148 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3134   .text.CMSIS_USART2_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3140   .text.CMSIS_USART2_Init:00000000 CMSIS_USART2_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3321   .text.CMSIS_USART2_Init:00000148 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3328   .text.USART1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3334   .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3411   .text.USART1_IRQHandler:00000054 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3417   .text.USART2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3423   .text.USART2_IRQHandler:00000000 USART2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3500   .text.USART2_IRQHandler:00000054 $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 208


C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3506   .text.CMSIS_USART_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3512   .text.CMSIS_USART_Transmit:00000000 CMSIS_USART_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3630   .text.CMSIS_USART_Transmit:00000080 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3635   .text.CMSIS_I2C_Reset:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3641   .text.CMSIS_I2C_Reset:00000000 CMSIS_I2C_Reset
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3702   .text.CMSIS_I2C_Reset:00000044 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3707   .text.CMSIS_I2C1_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3713   .text.CMSIS_I2C1_Init:00000000 CMSIS_I2C1_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3929   .text.CMSIS_I2C1_Init:00000190 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3936   .text.CMSIS_I2C_Adress_Device_Scan:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:3942   .text.CMSIS_I2C_Adress_Device_Scan:00000000 CMSIS_I2C_Adress_Device_Scan
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:4155   .text.CMSIS_I2C_Adress_Device_Scan:00000130 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:4161   .text.CMSIS_I2C_Data_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:4167   .text.CMSIS_I2C_Data_Transmit:00000000 CMSIS_I2C_Data_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:4444   .text.CMSIS_I2C_Data_Transmit:0000018c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:4450   .text.CMSIS_I2C_Data_Receive:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:4456   .text.CMSIS_I2C_Data_Receive:00000000 CMSIS_I2C_Data_Receive
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:4783   .text.CMSIS_I2C_Data_Receive:000001cc $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:4789   .text.CMSIS_I2C_MemWrite:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:4795   .text.CMSIS_I2C_MemWrite:00000000 CMSIS_I2C_MemWrite
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5144   .text.CMSIS_I2C_MemWrite:000001f4 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5150   .text.CMSIS_I2C_MemRead:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5156   .text.CMSIS_I2C_MemRead:00000000 CMSIS_I2C_MemRead
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5586   .text.CMSIS_I2C_MemRead:0000026c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5590   .text.CMSIS_I2C_MemRead:00000274 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5634   .text.CMSIS_SPI1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5640   .text.CMSIS_SPI1_init:00000000 CMSIS_SPI1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5852   .text.CMSIS_SPI1_init:00000184 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5859   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:5865   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 CMSIS_SPI_Data_Transmit_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6025   .text.CMSIS_SPI_Data_Transmit_8BIT:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6030   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6036   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 CMSIS_SPI_Data_Transmit_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6197   .text.CMSIS_SPI_Data_Transmit_16BIT:000000bc $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6202   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6208   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 CMSIS_SPI_Data_Receive_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6360   .text.CMSIS_SPI_Data_Receive_8BIT:000000b0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6365   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6371   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 CMSIS_SPI_Data_Receive_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6524   .text.CMSIS_SPI_Data_Receive_16BIT:000000b4 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6529   .text.FLASH_Unlock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6535   .text.FLASH_Unlock:00000000 FLASH_Unlock
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6573   .text.FLASH_Unlock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6580   .text.FLASH_Lock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6586   .text.FLASH_Lock:00000000 FLASH_Lock
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6620   .text.FLASH_Lock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6625   .text.FLASH_Page_erase:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6631   .text.FLASH_Page_erase:00000000 FLASH_Page_erase
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6718   .text.FLASH_Page_erase:0000006c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6723   .text.FLASH_Page_write:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6729   .text.FLASH_Page_write:00000000 FLASH_Page_write
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6941   .text.FLASH_Page_write:00000118 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6946   .text.FLASH_Read_data:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s:6952   .text.FLASH_Read_data:00000000 FLASH_Read_data
                           .group:00000000 wm4.0.d9432509ec5305882a7a94b501b92427
                           .group:00000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:00000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYKKBju.s 			page 209


                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:00000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:00000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:00000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:00000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:00000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:00000000 wm4.ieeefp.h.77.25247dc27dbe3b23bfe98c2dc18f6ac5
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:00000000 wm4.cdefs.h.49.39045112216f6a021dbdffe3bf5accce
                           .group:00000000 wm4.stddef.h.39.b727a6c3269d9d6ef9fc646b721a8287
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.40cd3f2bfc456b193b790c2754690ebf
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29

NO UNDEFINED SYMBOLS
