// Seed: 2917489110
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  wire id_3;
  assign id_3 = 1;
  tri0 id_4 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7,
    output tri1 id_8,
    output tri id_9,
    output wire id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply1 id_13
);
  assign id_11 = id_0;
  xor (id_10, id_4, id_12, id_7, id_0, id_6, id_3, id_2);
  module_0(
      id_3, id_4
  );
endmodule
