#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 26 23:40:17 2017
# Process ID: 5464
# Current directory: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5288 C:\Users\oousterm\Documents\GitHub\CPE-233\CPE_233_Olive and Andrew\CPE_233_Olive and Andrew.xpr
# Log file: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/vivado.log
# Journal file: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
set_property top Exp1_Main [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_4Bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Counter_4Bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_4Bit_behav xil_defaultlib.Counter_4Bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.counter_4bit
Built simulation snapshot Counter_4Bit_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 00:00:36 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_4Bit_behav -key {Behavioral:sim_1:Functional:Counter_4Bit} -tclbatch {Counter_4Bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Counter_4Bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_4Bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 828.137 ; gain = 31.160
config_webtalk -user on
set_property top Exp1_Main [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
ERROR: [VRFC 10-1412] syntax error near => [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:181]
ERROR: [VRFC 10-704] formal count1 has no actual or default value [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:179]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
ERROR: [VRFC 10-1412] syntax error near => [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:181]
ERROR: [VRFC 10-704] formal count1 has no actual or default value [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:179]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open {C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd} w ]
add_files {{C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:114]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:114]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open {C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd} w ]
add_files {{C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd} w ]
add_files {{C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main.vhd} w ]
add_files {{C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main.vhd}}
update_compile_order -fileset sources_1
remove_files  {{C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main.vhd}}
close [ open {C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd} w ]
add_files {{C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Exp1_Main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 987.309 ; gain = 31.238
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Exp1_Main' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:15]
INFO: [Synth 8-3491] module 'clk_div_fs' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:33' bound to instance 'CLK_DIV' of component 'clk_div_fs' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:113]
INFO: [Synth 8-638] synthesizing module 'clk_div_fs' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk_div_fs' (1#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:38]
INFO: [Synth 8-3491] module 'FSM_Exp1' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:3' bound to instance 'FSM1' of component 'FSM_Exp1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FSM_Exp1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'FSM_Exp1' (2#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:8]
INFO: [Synth 8-3491] module 'Counter_4Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:6' bound to instance 'COUNTER0' of component 'Counter_4Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:133]
INFO: [Synth 8-638] synthesizing module 'Counter_4Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Counter_4Bit' (3#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:15]
INFO: [Synth 8-3491] module 'Counter_4Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:6' bound to instance 'COUNTER1' of component 'Counter_4Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:141]
ERROR: [Synth 8-358] invalid actual connected to output port 'count' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:147]
INFO: [Synth 8-3491] module 'MUX_2x1' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:6' bound to instance 'COUNTER_MUX' of component 'MUX_2x1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:149]
INFO: [Synth 8-3491] module 'MUX_4x1' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd:6' bound to instance 'RAM_MUX' of component 'MUX_4x1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:155]
INFO: [Synth 8-3491] module 'RAM_16x8' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:5' bound to instance 'RAM' of component 'RAM_16x8' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:163]
INFO: [Synth 8-3491] module 'Register_8Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd:6' bound to instance 'REG0' of component 'Register_8Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:170]
INFO: [Synth 8-3491] module 'Register_8Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd:6' bound to instance 'REG1' of component 'Register_8Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:175]
INFO: [Synth 8-3491] module 'ROM_Exp1' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd:7' bound to instance 'ROM' of component 'ROM_Exp1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:180]
INFO: [Synth 8-3491] module 'Comarator_GT' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd:6' bound to instance 'COMPARATOR' of component 'Comarator_GT' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:184]
INFO: [Synth 8-3491] module 'RCA_5Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd:6' bound to instance 'RCA' of component 'RCA_5Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:189]
INFO: [Synth 8-3491] module 'sseg_dec_uni' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:63' bound to instance 'SSEG_DISPLAY' of component 'sseg_dec_uni' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:195]
ERROR: [Synth 8-285] failed synthesizing module 'Exp1_Main' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.379 ; gain = 67.309
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property top Program_Counter_Exp3 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Program_Counter_Exp3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1023.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Program_Counter_Exp3' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:17]
INFO: [Synth 8-3491] module 'MUX_4x1' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd:6' bound to instance 'RAM_MUX' of component 'MUX_4x1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:32]
INFO: [Synth 8-638] synthesizing module 'MUX_4x1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'MUX_4x1' (1#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd:15]
ERROR: [Synth 8-549] port width mismatch for port 'a': port width = 8, actual width = 10 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:33]
ERROR: [Synth 8-549] port width mismatch for port 'b': port width = 8, actual width = 10 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:34]
ERROR: [Synth 8-549] port width mismatch for port 'c': port width = 8, actual width = 10 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:35]
ERROR: [Synth 8-549] port width mismatch for port 'd': port width = 8, actual width = 2 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:36]
ERROR: [Synth 8-549] port width mismatch for port 'res': port width = 8, actual width = 10 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:38]
ERROR: [Synth 8-690] width mismatch in assignment; target has 4 bits, source has 10 bits [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'Program_Counter_Exp3' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.379 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property top Exp3_Main1 [current_fileset]
update_compile_order -fileset sources_1
set_property top Exp3_Main1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp3_Main1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp3_Main1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramROM_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp3_Main1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp3_Main1_behav xil_defaultlib.Exp3_Main1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 10 elements ; formal count expects 4 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit exp3_main1 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp3_Main1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp3_Main1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramROM_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp3_Main1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp3_Main1_behav xil_defaultlib.Exp3_Main1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 10 elements ; formal count expects 4 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit exp3_main1 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp3_Main1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp3_Main1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramROM_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp3_Main1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp3_Main1_behav xil_defaultlib.Exp3_Main1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 10 elements ; formal a expects 8 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:33]
ERROR: [VRFC 10-665] expression has 10 elements ; formal b expects 8 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:34]
ERROR: [VRFC 10-665] expression has 10 elements ; formal c expects 8 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:35]
ERROR: [VRFC 10-665] expression has 2 elements ; formal d expects 8 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:36]
ERROR: [VRFC 10-665] expression has 10 elements ; formal res expects 8 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit exp3_main1 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open {C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1_10Bit.vhd} w ]
add_files {{C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1_10Bit.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp3_Main1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp3_Main1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1_10Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramROM_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp3_Main1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp3_Main1_behav xil_defaultlib.Exp3_Main1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 10 elements ; expected 4 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit exp3_main1 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp3_Main1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp3_Main1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1_10Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramROM_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp3_Main1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp3_Main1_behav xil_defaultlib.Exp3_Main1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 10 elements ; formal instruction expects 18 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd:48]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit exp3_main1 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp3_Main1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp3_Main1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1_10Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ProgramROM_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramROM_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Program_Counter_Exp3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_Exp3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp3_Main1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp3_Main1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp3_Main1_behav xil_defaultlib.Exp3_Main1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10Bit [mux_4x1_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter_Exp3 [program_counter_exp3_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.ProgramROM_Exp3 [programrom_exp3_default]
Compiling architecture behavioral of entity xil_defaultlib.exp3_main1
Built simulation snapshot Exp3_Main1_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 03:47:03 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp3_Main1_behav -key {Behavioral:sim_1:Functional:Exp3_Main1} -tclbatch {Exp3_Main1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp3_Main1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exp3_Main1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.379 ; gain = 0.000
set_property top Exp1_Main [current_fileset]
update_compile_order -fileset sources_1
set_property top Exp1_Main [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Exp3_Main1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-880] illegal target for assignment [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:147]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit exp1_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Exp3_Main1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 2 elements ; formal d expects 8 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:159]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit exp1_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Exp3_Main1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit exp1_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Exp3_Main1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit exp1_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Exp3_Main1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div_fs [clk_div_fs_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 04:15:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1023.379 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.379 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1023.379 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Counter_4Bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/Exp3_Main1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div_fs [clk_div_fs_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 04:16:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.379 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1023.379 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_force {/Exp1_Main/BTN_IN} -radix hex {0 0ns}
add_force {/Exp1_Main/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /Exp1_Main/line__108
  File: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd

HDL Line: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:110
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 1040.563 ; gain = 17.184
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 04:18:44 2017...
