Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec 14 19:16:24 2022
| Host         : EECS-DIGITAL-55 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.4gATFA/obj/placerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider_1 rise@10.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 1.316ns (16.175%)  route 6.820ns (83.825%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_div/inst/clkout1_buf/O
                         net (fo=41417, estimated)    1.634    -0.990    controller/clk_out_100
    SLICE_X39Y85         FDRE                                         r  controller/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  controller/state_reg[2]/Q
                         net (fo=117, estimated)      1.022     0.488    controller/state_reg_n_0_[2]
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.150     0.638 r  controller/led_OBUF[15]_inst_i_1/O
                         net (fo=54, estimated)       2.650     3.288    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/wea[0]
    SLICE_X72Y48         LUT3 (Prop_lut3_I2_O)        0.352     3.640 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=16, estimated)       2.456     6.096    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ramloop[49].ram.ram_ena
    SLICE_X64Y12         LUT5 (Prop_lut5_I2_O)        0.358     6.454 r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=1, estimated)        0.692     7.146    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ena_array[27]
    RAMB36_X1Y1          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.583    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404     5.179 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633     6.812    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  clk_div/inst/clkout1_buf/O
                         net (fo=41417, estimated)    1.710     8.613    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.093    
                         clock uncertainty           -0.074     9.019    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645     8.374    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  1.228    




