
*** Running vivado
    with args -log spi_to_serial.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_to_serial.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source spi_to_serial.tcl -notrace
Command: synth_design -top spi_to_serial -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spi_to_serial' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:33]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_clk' to cell 'IBUFG' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:322]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 83.333000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 1 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:333]
INFO: [Synth 8-113] binding component instance 'BUFG_clk100' to cell 'BUFG' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:396]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/uart_rx.vhd:18' bound to instance 'Serial_RX' of component 'UART_RX' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:403]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/uart_rx.vhd:31]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (1#1) [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/uart_rx.vhd:31]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.runs/synth_2/.Xil/Vivado-14124-CANSU-GENCOGLU0/realtime/ila_0_stub.vhdl:5' bound to instance 'ILA' of component 'ila_0' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:414]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.runs/synth_2/.Xil/Vivado-14124-CANSU-GENCOGLU0/realtime/ila_0_stub.vhdl:22]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-3491] module 'UART_TRANSMITTER' declared at 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/UART_TRANSMITTER.vhd:32' bound to instance 'Serial_TX' of component 'UART_TRANSMITTER' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:430]
INFO: [Synth 8-638] synthesizing module 'UART_TRANSMITTER' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/UART_TRANSMITTER.vhd:46]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
WARNING: [Synth 8-614] signal 'sig_tx_done' is read in the process but is not in the sensitivity list [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/UART_TRANSMITTER.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'UART_TRANSMITTER' (2#1) [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/UART_TRANSMITTER.vhd:46]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 400 - type: integer 
	Parameter MAX_BYTES_PER_CS bound to: 13 - type: integer 
	Parameter CS_INACTIVE_CLKS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'SPI_Master_With_Single_CS' declared at 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/SPI_Master_With_Single_CS.vhd:38' bound to instance 'SPI_Master' of component 'SPI_Master_With_Single_CS' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:444]
INFO: [Synth 8-638] synthesizing module 'SPI_Master_With_Single_CS' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/SPI_Master_With_Single_CS.vhd:69]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 400 - type: integer 
	Parameter MAX_BYTES_PER_CS bound to: 13 - type: integer 
	Parameter CS_INACTIVE_CLKS bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SPI_Master' [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/SPI_Master.vhd:63]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 400 - type: integer 
WARNING: [Synth 8-614] signal 'w_CPOL' is read in the process but is not in the sensitivity list [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/SPI_Master.vhd:96]
WARNING: [Synth 8-614] signal 'w_CPOL' is read in the process but is not in the sensitivity list [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/SPI_Master.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'SPI_Master' (3#1) [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/SPI_Master.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'SPI_Master_With_Single_CS' (4#1) [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/new/SPI_Master_With_Single_CS.vhd:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SPI_Master'. This will prevent further optimization [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:444]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Serial_TX'. This will prevent further optimization [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'spi_to_serial' (5#1) [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.648 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1028.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_clk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA'
Finished Parsing XDC File [c:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA'
Parsing XDC File [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/constrs_1/imports/test_2.srcs/Cmod-A7-Master.xdc]
Finished Parsing XDC File [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/constrs_1/imports/test_2.srcs/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.srcs/constrs_1/imports/test_2.srcs/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_serial_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_serial_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1096.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1096.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ILA. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'uart_state_reg' in module 'UART_TRANSMITTER'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_CS_reg' in module 'SPI_Master_With_Single_CS'
INFO: [Synth 8-802] inferred FSM for state register 'state_spi_reg' in module 'spi_to_serial'
INFO: [Synth 8-802] inferred FSM for state register 'state_serial_send_reg' in module 'spi_to_serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               uart_idle |                            00001 |                              000
              uart_start |                            00010 |                              001
          uart_send_byte |                            00100 |                              010
               uart_stop |                            01000 |                              011
                  iSTATE |                            10000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_state_reg' using encoding 'one-hot' in module 'UART_TRANSMITTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                transfer |                              010 |                               01
             cs_inactive |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_CS_reg' using encoding 'one-hot' in module 'SPI_Master_With_Single_CS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00000 |                            00001
*
               spi_reset |                            00001 |                            00000
         spi_init_a_addr |                            00010 |                            00010
     spi_init_a_addr_end |                            00011 |                            00011
        spi_init_a_value |                            00100 |                            00100
          spi_init_a_end |                            00101 |                            00101
         spi_init_b_addr |                            00110 |                            00110
     spi_init_b_addr_end |                            00111 |                            00111
        spi_init_b_value |                            01000 |                            01000
          spi_init_b_end |                            01001 |                            01001
         spi_init_c_addr |                            01010 |                            01010
     spi_init_c_addr_end |                            01011 |                            01011
        spi_init_c_value |                            01100 |                            01100
          spi_init_c_end |                            01101 |                            01101
         spi_init_d_addr |                            01110 |                            01110
     spi_init_d_addr_end |                            01111 |                            01111
        spi_init_d_value |                            10000 |                            10000
          spi_init_d_end |                            10001 |                            10001
         spi_init_e_addr |                            10010 |                            10010
     spi_init_e_addr_end |                            10011 |                            10011
        spi_init_e_value |                            10100 |                            10100
          spi_init_e_end |                            10101 |                            10101
           spi_init_done |                            10110 |                            10110
           spi_send_addr |                            10111 |                            10111
       spi_send_addr_end |                            11000 |                            11000
           spi_send_bulk |                            11001 |                            11001
       spi_send_bulk_end |                            11010 |                            11010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_spi_reg' using encoding 'sequential' in module 'spi_to_serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        send_serial_wait |                            00000 |                            11001
    send_serial_gyro_x_1 |                            00001 |                            00001
send_serial_gyro_x_1_end |                            00010 |                            01101
    send_serial_gyro_x_2 |                            00011 |                            00010
send_serial_gyro_x_2_end |                            00100 |                            01110
    send_serial_gyro_y_1 |                            00101 |                            00011
send_serial_gyro_y_1_end |                            00110 |                            01111
    send_serial_gyro_y_2 |                            00111 |                            00100
send_serial_gyro_y_2_end |                            01000 |                            10000
    send_serial_gyro_z_1 |                            01001 |                            00101
send_serial_gyro_z_1_end |                            01010 |                            10001
    send_serial_gyro_z_2 |                            01011 |                            00110
send_serial_gyro_z_2_end |                            01100 |                            10010
   send_serial_accel_x_1 |                            01101 |                            00111
send_serial_accel_x_1_end |                            01110 |                            10011
   send_serial_accel_x_2 |                            01111 |                            01000
send_serial_accel_x_2_end |                            10000 |                            10100
   send_serial_accel_y_1 |                            10001 |                            01001
send_serial_accel_y_1_end |                            10010 |                            10101
   send_serial_accel_y_2 |                            10011 |                            01010
send_serial_accel_y_2_end |                            10100 |                            10110
   send_serial_accel_z_1 |                            10101 |                            01011
send_serial_accel_z_1_end |                            10110 |                            10111
   send_serial_accel_z_2 |                            10111 |                            01100
send_serial_accel_z_2_end |                            11000 |                            11000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_serial_send_reg' using encoding 'sequential' in module 'spi_to_serial'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	  15 Input   16 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input   10 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 14    
	  27 Input    8 Bit        Muxes := 1     
	  25 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  27 Input    5 Bit        Muxes := 1     
	  25 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  27 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 5     
	  13 Input    1 Bit        Muxes := 2     
	  27 Input    1 Bit        Muxes := 5     
	  25 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ila_0_bbox  |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |     7|
|4     |LUT1        |     6|
|5     |LUT2        |    15|
|6     |LUT3        |    49|
|7     |LUT4        |    27|
|8     |LUT5        |    54|
|9     |LUT6        |    94|
|10    |MMCME2_BASE |     1|
|11    |MUXF7       |     3|
|12    |FDCE        |   100|
|13    |FDPE        |    15|
|14    |FDRE        |   232|
|15    |IBUF        |     3|
|16    |IBUFG       |     1|
|17    |OBUF        |     6|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1096.055 ; gain = 67.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1096.055 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1096.055 ; gain = 67.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1096.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_clk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1096.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 1096.055 ; gain = 67.406
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/cansuge/Documents/FPGA/SPI/SPI_Serial/SPI_Serial.runs/synth_2/spi_to_serial.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_to_serial_utilization_synth.rpt -pb spi_to_serial_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 15 18:54:13 2020...
