// Seed: 1506012857
`default_nettype wire
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5
    , id_9,
    output reg id_6,
    input id_7,
    output id_8
);
  always @(1'b0) begin
    wait (1);
    id_6 <= id_7;
  end
  assign id_6 = 1'b0 - 1;
endmodule
