{"metadata":{"externalID":"s:11VHDLParsing12LogicLiteralO8dontCareyA2CmF","roleHeading":"Case","title":"LogicLiteral.dontCare","symbolKind":"case","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"dontCare"}],"modules":[{"name":"VHDLParsing"}],"role":"symbol"},"abstract":[{"type":"text","text":"Don’t care about the state of the signal."}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/dontCare"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral"]]},"sections":[],"schemaVersion":{"major":0,"patch":0,"minor":3},"kind":"symbol","primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"dontCare"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"variants":[{"paths":["\/documentation\/vhdlparsing\/logicliteral\/dontcare"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral/dontCare":{"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"dontCare","kind":"identifier"}],"kind":"symbol","role":"symbol","type":"topic","title":"LogicLiteral.dontCare","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/dontCare","abstract":[{"text":"Don’t care about the state of the signal.","type":"text"}],"url":"\/documentation\/vhdlparsing\/logicliteral\/dontcare"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral":{"title":"LogicLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicLiteral","kind":"identifier"}],"abstract":[{"text":"The possible values for a single bit logic value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"LogicLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral","type":"topic"}}}