// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module input_mem_stage_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mem0_address0,
        mem0_ce0,
        mem0_q0,
        mem0_address1,
        mem0_ce1,
        mem0_we1,
        mem0_d1,
        mem1_address0,
        mem1_ce0,
        mem1_q0,
        mem1_address1,
        mem1_ce1,
        mem1_we1,
        mem1_d1,
        mem2_address0,
        mem2_ce0,
        mem2_q0,
        mem2_address1,
        mem2_ce1,
        mem2_we1,
        mem2_d1,
        mem3_address0,
        mem3_ce0,
        mem3_q0,
        mem3_address1,
        mem3_ce1,
        mem3_we1,
        mem3_d1,
        o_stream_s_din,
        o_stream_s_full_n,
        o_stream_s_write,
        i_stream_s_dout,
        i_stream_s_empty_n,
        i_stream_s_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] mem0_address0;
output   mem0_ce0;
input  [31:0] mem0_q0;
output  [6:0] mem0_address1;
output   mem0_ce1;
output   mem0_we1;
output  [31:0] mem0_d1;
output  [6:0] mem1_address0;
output   mem1_ce0;
input  [31:0] mem1_q0;
output  [6:0] mem1_address1;
output   mem1_ce1;
output   mem1_we1;
output  [31:0] mem1_d1;
output  [6:0] mem2_address0;
output   mem2_ce0;
input  [31:0] mem2_q0;
output  [6:0] mem2_address1;
output   mem2_ce1;
output   mem2_we1;
output  [31:0] mem2_d1;
output  [6:0] mem3_address0;
output   mem3_ce0;
input  [31:0] mem3_q0;
output  [6:0] mem3_address1;
output   mem3_ce1;
output   mem3_we1;
output  [31:0] mem3_d1;
output  [64:0] o_stream_s_din;
input   o_stream_s_full_n;
output   o_stream_s_write;
input  [64:0] i_stream_s_dout;
input   i_stream_s_empty_n;
output   i_stream_s_read;

reg ap_done;
reg ap_idle;
reg mem0_ce0;
reg mem0_ce1;
reg mem0_we1;
reg mem1_ce0;
reg mem1_ce1;
reg mem1_we1;
reg mem2_ce0;
reg mem2_ce1;
reg mem2_we1;
reg mem3_ce0;
reg mem3_ce1;
reg mem3_we1;
reg o_stream_s_write;
reg i_stream_s_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    o_stream_s_blk_n;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln150_reg_650;
reg   [0:0] or_ln150_reg_650_pp0_iter2_reg;
reg    i_stream_s_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] ap_phi_mux_read_done_phi_fu_217_p4;
wire   [0:0] tmp_nbreadreq_fu_92_p3;
reg   [0:0] read_done_reg_213;
reg   [0:0] read_done_reg_213_pp0_iter1_reg;
reg    ap_predicate_op27_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] write_done_reg_225;
reg   [0:0] write_done_3_reg_271;
reg   [6:0] read_idx_1_reg_619;
reg   [6:0] read_idx_1_reg_619_pp0_iter1_reg;
reg   [0:0] tmp_reg_625;
reg   [0:0] tmp_reg_625_pp0_iter1_reg;
wire   [31:0] data_e_3_fu_334_p1;
reg   [31:0] data_e_3_reg_629;
reg   [31:0] data_e_3_reg_629_pp0_iter1_reg;
reg   [31:0] data_o_3_reg_635;
reg   [31:0] data_o_3_reg_635_pp0_iter1_reg;
reg   [0:0] tmp_4_reg_641;
reg   [0:0] tmp_4_reg_641_pp0_iter1_reg;
wire   [0:0] read_done_1_fu_362_p2;
wire   [0:0] or_ln150_fu_385_p2;
reg   [5:0] lshr_ln_reg_654;
wire   [0:0] trunc_ln136_fu_408_p1;
reg   [0:0] trunc_ln136_reg_659;
reg   [0:0] trunc_ln136_reg_659_pp0_iter2_reg;
wire   [0:0] icmp_ln190_fu_433_p2;
reg   [0:0] icmp_ln190_reg_663;
wire   [0:0] or_ln190_fu_439_p2;
reg   [0:0] or_ln190_reg_667;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_phi_mux_read_done_3_phi_fu_263_p4;
reg   [0:0] ap_phi_mux_write_done_phi_fu_229_p4;
reg   [0:0] ap_phi_mux_write_done_2_phi_fu_239_p4;
wire   [0:0] write_done_1_fu_418_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_write_done_2_reg_236;
wire   [0:0] or_ln150_1_fu_391_p2;
reg   [0:0] ap_phi_mux_read_exist_3_phi_fu_249_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_read_exist_3_reg_245;
reg   [0:0] ap_phi_reg_pp0_iter1_read_exist_3_reg_245;
wire   [0:0] and_ln190_1_fu_463_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_read_done_3_reg_259;
wire   [0:0] ap_phi_reg_pp0_iter1_write_done_3_reg_271;
reg   [31:0] ap_phi_mux_data_e_2_phi_fu_287_p4;
wire   [31:0] ap_phi_reg_pp0_iter3_data_e_2_reg_284;
reg   [31:0] ap_phi_mux_data_o_2_phi_fu_298_p4;
wire   [31:0] ap_phi_reg_pp0_iter3_data_o_2_reg_295;
wire   [63:0] zext_ln155_fu_485_p1;
wire   [63:0] zext_ln175_fu_509_p1;
wire   [63:0] zext_ln180_fu_526_p1;
reg   [6:0] read_idx_fu_72;
wire   [6:0] read_idx_2_fu_356_p2;
reg   [0:0] read_exist_fu_76;
wire   [0:0] or_ln190_1_fu_457_p2;
reg   [6:0] write_idx_fu_80;
wire   [6:0] write_idx_2_fu_412_p2;
reg   [0:0] wr_s_1_fu_84;
wire   [0:0] select_ln190_1_fu_551_p3;
reg   [0:0] rd_s_fu_88;
wire   [0:0] select_ln190_fu_544_p3;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] xor_ln150_fu_379_p2;
wire   [0:0] xor_ln190_fu_445_p2;
wire   [0:0] and_ln190_fu_451_p2;
wire   [6:0] tmp_1_fu_478_p3;
wire   [6:0] tmp_2_fu_496_p3;
wire   [6:0] add_ln175_fu_504_p2;
wire   [5:0] trunc_ln180_fu_515_p1;
wire   [6:0] tmp_3_fu_518_p3;
wire   [0:0] rd_s_1_fu_538_p2;
wire   [63:0] data_fu_568_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_pp0;
reg    ap_predicate_op85_store_state4;
reg    ap_enable_operation_85;
reg    ap_enable_state4_pp0_iter2_stage0;
reg    ap_predicate_op75_load_state4;
reg    ap_enable_operation_75;
reg    ap_predicate_op103_load_state5;
reg    ap_enable_operation_103;
reg    ap_enable_state5_pp0_iter3_stage0;
reg    ap_predicate_op86_store_state4;
reg    ap_enable_operation_86;
reg    ap_predicate_op77_load_state4;
reg    ap_enable_operation_77;
reg    ap_predicate_op106_load_state5;
reg    ap_enable_operation_106;
reg    ap_predicate_op93_store_state4;
reg    ap_enable_operation_93;
reg    ap_predicate_op76_load_state4;
reg    ap_enable_operation_76;
reg    ap_predicate_op104_load_state5;
reg    ap_enable_operation_104;
reg    ap_predicate_op94_store_state4;
reg    ap_enable_operation_94;
reg    ap_predicate_op78_load_state4;
reg    ap_enable_operation_78;
reg    ap_predicate_op107_load_state5;
reg    ap_enable_operation_107;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_210;
reg    ap_condition_193;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 read_idx_fu_72 = 7'd0;
#0 read_exist_fu_76 = 1'd0;
#0 write_idx_fu_80 = 7'd0;
#0 wr_s_1_fu_84 = 1'd0;
#0 rd_s_fu_88 = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_210)) begin
        if (((tmp_nbreadreq_fu_92_p3 == 1'd0) & (ap_phi_mux_read_done_phi_fu_217_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_read_exist_3_reg_245 <= 1'd0;
        end else if (((tmp_nbreadreq_fu_92_p3 == 1'd1) & (ap_phi_mux_read_done_phi_fu_217_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_read_exist_3_reg_245 <= read_done_1_fu_362_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_read_exist_3_reg_245 <= ap_phi_reg_pp0_iter0_read_exist_3_reg_245;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rd_s_fu_88 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln190_reg_663 == 1'd1))) begin
        rd_s_fu_88 <= select_ln190_fu_544_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        read_done_reg_213 <= ap_phi_mux_read_done_3_phi_fu_263_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_done_reg_213 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_exist_fu_76 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln190_fu_433_p2 == 1'd1))) begin
        read_exist_fu_76 <= or_ln190_1_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_idx_fu_72 <= 7'd0;
    end else if (((tmp_nbreadreq_fu_92_p3 == 1'd1) & (ap_phi_mux_read_done_phi_fu_217_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_idx_fu_72 <= read_idx_2_fu_356_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        wr_s_1_fu_84 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln190_reg_663 == 1'd1))) begin
        wr_s_1_fu_84 <= select_ln190_1_fu_551_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_193)) begin
        if ((icmp_ln190_fu_433_p2 == 1'd0)) begin
            write_done_3_reg_271 <= ap_phi_mux_write_done_2_phi_fu_239_p4;
        end else if ((icmp_ln190_fu_433_p2 == 1'd1)) begin
            write_done_3_reg_271 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            write_done_3_reg_271 <= ap_phi_reg_pp0_iter1_write_done_3_reg_271;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        write_done_reg_225 <= write_done_3_reg_271;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_done_reg_225 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_idx_fu_80 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln150_fu_385_p2 == 1'd0))) begin
        write_idx_fu_80 <= write_idx_2_fu_412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_e_3_reg_629 <= data_e_3_fu_334_p1;
        data_e_3_reg_629_pp0_iter1_reg <= data_e_3_reg_629;
        data_o_3_reg_635 <= {{i_stream_s_dout[63:32]}};
        data_o_3_reg_635_pp0_iter1_reg <= data_o_3_reg_635;
        icmp_ln190_reg_663 <= icmp_ln190_fu_433_p2;
        lshr_ln_reg_654 <= {{write_idx_fu_80[6:1]}};
        or_ln150_reg_650 <= or_ln150_fu_385_p2;
        or_ln190_reg_667 <= or_ln190_fu_439_p2;
        read_done_reg_213_pp0_iter1_reg <= read_done_reg_213;
        read_idx_1_reg_619 <= read_idx_fu_72;
        read_idx_1_reg_619_pp0_iter1_reg <= read_idx_1_reg_619;
        tmp_4_reg_641 <= read_idx_fu_72[32'd6];
        tmp_4_reg_641_pp0_iter1_reg <= tmp_4_reg_641;
        tmp_reg_625 <= tmp_nbreadreq_fu_92_p3;
        tmp_reg_625_pp0_iter1_reg <= tmp_reg_625;
        trunc_ln136_reg_659 <= trunc_ln136_fu_408_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        or_ln150_reg_650_pp0_iter2_reg <= or_ln150_reg_650;
        trunc_ln136_reg_659_pp0_iter2_reg <= trunc_ln136_reg_659;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((or_ln150_reg_650_pp0_iter2_reg == 1'd0)) begin
        if ((trunc_ln136_reg_659_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_data_e_2_phi_fu_287_p4 = mem1_q0;
        end else if ((trunc_ln136_reg_659_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_data_e_2_phi_fu_287_p4 = mem0_q0;
        end else begin
            ap_phi_mux_data_e_2_phi_fu_287_p4 = ap_phi_reg_pp0_iter3_data_e_2_reg_284;
        end
    end else begin
        ap_phi_mux_data_e_2_phi_fu_287_p4 = ap_phi_reg_pp0_iter3_data_e_2_reg_284;
    end
end

always @ (*) begin
    if ((or_ln150_reg_650_pp0_iter2_reg == 1'd0)) begin
        if ((trunc_ln136_reg_659_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_data_o_2_phi_fu_298_p4 = mem3_q0;
        end else if ((trunc_ln136_reg_659_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_data_o_2_phi_fu_298_p4 = mem2_q0;
        end else begin
            ap_phi_mux_data_o_2_phi_fu_298_p4 = ap_phi_reg_pp0_iter3_data_o_2_reg_295;
        end
    end else begin
        ap_phi_mux_data_o_2_phi_fu_298_p4 = ap_phi_reg_pp0_iter3_data_o_2_reg_295;
    end
end

always @ (*) begin
    if ((icmp_ln190_fu_433_p2 == 1'd0)) begin
        ap_phi_mux_read_done_3_phi_fu_263_p4 = ap_phi_mux_read_exist_3_phi_fu_249_p6;
    end else if ((icmp_ln190_fu_433_p2 == 1'd1)) begin
        ap_phi_mux_read_done_3_phi_fu_263_p4 = and_ln190_1_fu_463_p2;
    end else begin
        ap_phi_mux_read_done_3_phi_fu_263_p4 = ap_phi_reg_pp0_iter1_read_done_3_reg_259;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_read_done_phi_fu_217_p4 = ap_phi_mux_read_done_3_phi_fu_263_p4;
    end else begin
        ap_phi_mux_read_done_phi_fu_217_p4 = read_done_reg_213;
    end
end

always @ (*) begin
    if ((read_done_reg_213 == 1'd1)) begin
        ap_phi_mux_read_exist_3_phi_fu_249_p6 = 1'd1;
    end else begin
        ap_phi_mux_read_exist_3_phi_fu_249_p6 = ap_phi_reg_pp0_iter1_read_exist_3_reg_245;
    end
end

always @ (*) begin
    if ((or_ln150_fu_385_p2 == 1'd1)) begin
        ap_phi_mux_write_done_2_phi_fu_239_p4 = or_ln150_1_fu_391_p2;
    end else if ((or_ln150_fu_385_p2 == 1'd0)) begin
        ap_phi_mux_write_done_2_phi_fu_239_p4 = write_done_1_fu_418_p2;
    end else begin
        ap_phi_mux_write_done_2_phi_fu_239_p4 = ap_phi_reg_pp0_iter1_write_done_2_reg_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_write_done_phi_fu_229_p4 = write_done_3_reg_271;
    end else begin
        ap_phi_mux_write_done_phi_fu_229_p4 = write_done_reg_225;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_92_p3 == 1'd1) & (ap_phi_mux_read_done_phi_fu_217_p4 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_stream_s_blk_n = i_stream_s_empty_n;
    end else begin
        i_stream_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op27_read_state2 == 1'b1))) begin
        i_stream_s_read = 1'b1;
    end else begin
        i_stream_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mem0_ce0 = 1'b1;
    end else begin
        mem0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mem0_ce1 = 1'b1;
    end else begin
        mem0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_4_reg_641_pp0_iter1_reg == 1'd0) & (tmp_reg_625_pp0_iter1_reg == 1'd1) & (read_done_reg_213_pp0_iter1_reg == 1'd0))) begin
        mem0_we1 = 1'b1;
    end else begin
        mem0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mem1_ce0 = 1'b1;
    end else begin
        mem1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mem1_ce1 = 1'b1;
    end else begin
        mem1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_4_reg_641_pp0_iter1_reg == 1'd0) & (tmp_reg_625_pp0_iter1_reg == 1'd1) & (read_done_reg_213_pp0_iter1_reg == 1'd0))) begin
        mem1_we1 = 1'b1;
    end else begin
        mem1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mem2_ce0 = 1'b1;
    end else begin
        mem2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mem2_ce1 = 1'b1;
    end else begin
        mem2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_4_reg_641_pp0_iter1_reg == 1'd1) & (tmp_reg_625_pp0_iter1_reg == 1'd1) & (read_done_reg_213_pp0_iter1_reg == 1'd0))) begin
        mem2_we1 = 1'b1;
    end else begin
        mem2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mem3_ce0 = 1'b1;
    end else begin
        mem3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mem3_ce1 = 1'b1;
    end else begin
        mem3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_4_reg_641_pp0_iter1_reg == 1'd1) & (tmp_reg_625_pp0_iter1_reg == 1'd1) & (read_done_reg_213_pp0_iter1_reg == 1'd0))) begin
        mem3_we1 = 1'b1;
    end else begin
        mem3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln150_reg_650_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        o_stream_s_blk_n = o_stream_s_full_n;
    end else begin
        o_stream_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln150_reg_650_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        o_stream_s_write = 1'b1;
    end else begin
        o_stream_s_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln175_fu_504_p2 = (tmp_2_fu_496_p3 + read_idx_1_reg_619_pp0_iter1_reg);

assign and_ln190_1_fu_463_p2 = (ap_phi_mux_read_exist_3_phi_fu_249_p6 & and_ln190_fu_451_p2);

assign and_ln190_fu_451_p2 = (xor_ln190_fu_445_p2 & read_exist_fu_76);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter3)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter3)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter3)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((i_stream_s_empty_n == 1'b0) & (ap_predicate_op27_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((or_ln150_reg_650_pp0_iter2_reg == 1'd0) & (o_stream_s_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_193 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_210 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_103 = (ap_predicate_op103_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_104 = (ap_predicate_op104_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_106 = (ap_predicate_op106_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_75 = (ap_predicate_op75_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_76 = (ap_predicate_op76_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_77 = (ap_predicate_op77_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_78 = (ap_predicate_op78_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_85 = (ap_predicate_op85_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_86 = (ap_predicate_op86_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_93 = (ap_predicate_op93_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_94 = (ap_predicate_op94_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state4_pp0_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_state5_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_read_exist_3_reg_245 = 'bx;

assign ap_phi_reg_pp0_iter1_read_done_3_reg_259 = 'bx;

assign ap_phi_reg_pp0_iter1_write_done_2_reg_236 = 'bx;

assign ap_phi_reg_pp0_iter1_write_done_3_reg_271 = 'bx;

assign ap_phi_reg_pp0_iter3_data_e_2_reg_284 = 'bx;

assign ap_phi_reg_pp0_iter3_data_o_2_reg_295 = 'bx;

always @ (*) begin
    ap_predicate_op103_load_state5 = ((or_ln150_reg_650_pp0_iter2_reg == 1'd0) & (trunc_ln136_reg_659_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op104_load_state5 = ((or_ln150_reg_650_pp0_iter2_reg == 1'd0) & (trunc_ln136_reg_659_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op106_load_state5 = ((or_ln150_reg_650_pp0_iter2_reg == 1'd0) & (trunc_ln136_reg_659_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op107_load_state5 = ((or_ln150_reg_650_pp0_iter2_reg == 1'd0) & (trunc_ln136_reg_659_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op27_read_state2 = ((tmp_nbreadreq_fu_92_p3 == 1'd1) & (ap_phi_mux_read_done_phi_fu_217_p4 == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_load_state4 = ((or_ln150_reg_650 == 1'd0) & (trunc_ln136_reg_659 == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_load_state4 = ((or_ln150_reg_650 == 1'd0) & (trunc_ln136_reg_659 == 1'd0));
end

always @ (*) begin
    ap_predicate_op77_load_state4 = ((or_ln150_reg_650 == 1'd0) & (trunc_ln136_reg_659 == 1'd1));
end

always @ (*) begin
    ap_predicate_op78_load_state4 = ((or_ln150_reg_650 == 1'd0) & (trunc_ln136_reg_659 == 1'd1));
end

always @ (*) begin
    ap_predicate_op85_store_state4 = ((tmp_4_reg_641_pp0_iter1_reg == 1'd0) & (tmp_reg_625_pp0_iter1_reg == 1'd1) & (read_done_reg_213_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op86_store_state4 = ((tmp_4_reg_641_pp0_iter1_reg == 1'd0) & (tmp_reg_625_pp0_iter1_reg == 1'd1) & (read_done_reg_213_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_store_state4 = ((tmp_4_reg_641_pp0_iter1_reg == 1'd1) & (tmp_reg_625_pp0_iter1_reg == 1'd1) & (read_done_reg_213_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_store_state4 = ((tmp_4_reg_641_pp0_iter1_reg == 1'd1) & (tmp_reg_625_pp0_iter1_reg == 1'd1) & (read_done_reg_213_pp0_iter1_reg == 1'd0));
end

assign ap_ready = 1'b0;

assign data_e_3_fu_334_p1 = i_stream_s_dout[31:0];

assign data_fu_568_p3 = {{ap_phi_mux_data_o_2_phi_fu_298_p4}, {ap_phi_mux_data_e_2_phi_fu_287_p4}};

assign icmp_ln190_fu_433_p2 = ((read_idx_fu_72 == 7'd0) ? 1'b1 : 1'b0);

assign mem0_address0 = zext_ln155_fu_485_p1;

assign mem0_address1 = zext_ln175_fu_509_p1;

assign mem0_d1 = data_e_3_reg_629_pp0_iter1_reg;

assign mem1_address0 = zext_ln155_fu_485_p1;

assign mem1_address1 = zext_ln175_fu_509_p1;

assign mem1_d1 = data_o_3_reg_635_pp0_iter1_reg;

assign mem2_address0 = zext_ln155_fu_485_p1;

assign mem2_address1 = zext_ln180_fu_526_p1;

assign mem2_d1 = data_e_3_reg_629_pp0_iter1_reg;

assign mem3_address0 = zext_ln155_fu_485_p1;

assign mem3_address1 = zext_ln180_fu_526_p1;

assign mem3_d1 = data_o_3_reg_635_pp0_iter1_reg;

assign o_stream_s_din = data_fu_568_p3;

assign or_ln150_1_fu_391_p2 = (read_exist_fu_76 | ap_phi_mux_write_done_phi_fu_229_p4);

assign or_ln150_fu_385_p2 = (xor_ln150_fu_379_p2 | ap_phi_mux_write_done_phi_fu_229_p4);

assign or_ln190_1_fu_457_p2 = (ap_phi_mux_read_exist_3_phi_fu_249_p6 | and_ln190_fu_451_p2);

assign or_ln190_fu_439_p2 = (xor_ln150_fu_379_p2 | ap_phi_mux_write_done_2_phi_fu_239_p4);

assign rd_s_1_fu_538_p2 = (rd_s_fu_88 ^ 1'd1);

assign read_done_1_fu_362_p2 = ((read_idx_2_fu_356_p2 == 7'd0) ? 1'b1 : 1'b0);

assign read_idx_2_fu_356_p2 = (read_idx_fu_72 + 7'd1);

assign select_ln190_1_fu_551_p3 = ((or_ln190_reg_667[0:0] == 1'b1) ? rd_s_fu_88 : wr_s_1_fu_84);

assign select_ln190_fu_544_p3 = ((or_ln190_reg_667[0:0] == 1'b1) ? rd_s_1_fu_538_p2 : rd_s_fu_88);

assign tmp_1_fu_478_p3 = {{wr_s_1_fu_84}, {lshr_ln_reg_654}};

assign tmp_2_fu_496_p3 = {{rd_s_fu_88}, {6'd0}};

assign tmp_3_fu_518_p3 = {{rd_s_fu_88}, {trunc_ln180_fu_515_p1}};

assign tmp_nbreadreq_fu_92_p3 = i_stream_s_empty_n;

assign trunc_ln136_fu_408_p1 = write_idx_fu_80[0:0];

assign trunc_ln180_fu_515_p1 = read_idx_1_reg_619_pp0_iter1_reg[5:0];

assign write_done_1_fu_418_p2 = ((write_idx_2_fu_412_p2 == 7'd0) ? 1'b1 : 1'b0);

assign write_idx_2_fu_412_p2 = (write_idx_fu_80 + 7'd1);

assign xor_ln150_fu_379_p2 = (read_exist_fu_76 ^ 1'd1);

assign xor_ln190_fu_445_p2 = (ap_phi_mux_write_done_2_phi_fu_239_p4 ^ 1'd1);

assign zext_ln155_fu_485_p1 = tmp_1_fu_478_p3;

assign zext_ln175_fu_509_p1 = add_ln175_fu_504_p2;

assign zext_ln180_fu_526_p1 = tmp_3_fu_518_p3;

endmodule //input_mem_stage_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP
