// Seed: 1395529337
macromodule module_0 (
    output tri0 id_0,
    output wand id_1,
    input  wor  id_2
    , id_8,
    input  tri  id_3,
    input  wand id_4,
    output tri  id_5,
    input  tri0 id_6
);
  if (id_6) assign id_5 = id_3;
  id_9(
      .id_0({id_1, 1}), .id_1(id_1), .id_2(id_0), .id_3(1), .id_4((1'd0))
  );
  reg id_10;
  always id_10 <= 1'h0;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    input  wand  id_2,
    output uwire id_3,
    input  uwire id_4,
    output wire  id_5,
    input  uwire id_6,
    input  uwire id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_5, id_5, id_4, id_1, id_4, id_5, id_6
  );
  wire id_11;
endmodule
