# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../code/receiver/sci_receiver.vhd" \
"../../../../../../code/receiver/sci_receiver_tb.vhd" \

# Do not sort compile order
nosort
