// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (c) 2024 MediaTek Inc.
 *
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/clock/mediatek,mt8189-clk.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/power/mediatek,mt8189-power.h>

/ {
	compatible = "mediatek,mt8189";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x000>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu1: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu2: cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu3: cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu4: cpu@400 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu5: cpu@500 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu6: cpu@600 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <2600000000>;
			capacity-dmips-mhz = <1024>;
			#cooling-cells = <2>;
		};

		cpu7: cpu@700 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <2600000000>;
			capacity-dmips-mhz = <1024>;
			#cooling-cells = <2>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};

				core1 {
					cpu = <&cpu1>;
				};

				core2 {
					cpu = <&cpu2>;
				};

				core3 {
					cpu = <&cpu3>;
				};

				core4 {
					cpu = <&cpu4>;
				};

				core5 {
					cpu = <&cpu5>;
				};

				core6 {
					cpu = <&cpu6>;
				};

				core7 {
					cpu = <&cpu7>;
				};
			};
		};
	};

	clk13m: oscillator-13m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <13000000>;
		clock-output-names = "clk13m";
	};

	clk26m: oscillator-26m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <26000000>;
		clock-output-names = "clk26m";
	};

	clk32k: oscillator-32k {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <32768>;
		clock-output-names = "clk32k";
	};

	pmu-a55 {
		compatible = "arm,cortex-a55-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster0>;
	};

	pmu-a78 {
		compatible = "arm,cortex-a78-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster1>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		gic: interrupt-controller@c000000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <4>;
			#redistributor-regions = <1>;
			interrupt-parent = <&gic>;
			interrupt-controller;
			reg = <0 0x0c000000 0 0x40000>,
			      <0 0x0c040000 0 0x200000>;
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;

			ppi-partitions {
				ppi_cluster0: interrupt-partition-0 {
					affinity = <&cpu0 &cpu1 &cpu2 &cpu3 &cpu4 &cpu5>;
				};

				ppi_cluster1: interrupt-partition-1 {
					affinity = <&cpu6 &cpu7>;
				};
			};
		};

		dbgao_clk: syscon@d01a000 {
			compatible = "mediatek,mt8189-dbg_ao", "syscon";
			reg = <0 0xd01a000 0 0x1000>;
			#clock-cells = <1>;
		};

		dem_clk: syscon@d0a0000 {
			compatible = "mediatek,mt8189-dem", "syscon";
			reg = <0 0xd0a0000 0 0x1000>;
			#clock-cells = <1>;
		};

		topckgen_clk: syscon@10000000 {
			compatible = "mediatek,mt8189-topckgen", "syscon";
			reg = <0 0x10000000 0 0x1000>;
			#clock-cells = <1>;
		};

		infracfg_ao_clk: syscon@10001000 {
			compatible = "mediatek,mt8189-infra_ao", "syscon";
			reg = <0 0x10001000 0 0x1000>;
			#clock-cells = <1>;
		};

		pio: pinctrl@10005000 {
			compatible = "mediatek,mt8189-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
			      <0 0x11b50000 0 0x1000>,
			      <0 0x11c50000 0 0x1000>,
			      <0 0x11c60000 0 0x1000>,
			      <0 0x11d20000 0 0x1000>,
			      <0 0x11d30000 0 0x1000>,
			      <0 0x11d40000 0 0x1000>,
			      <0 0x11e20000 0 0x1000>,
			      <0 0x11e30000 0 0x1000>,
			      <0 0x11f20000 0 0x1000>;
			reg-names = "gpio_base",
						"iocfg_lm_base",
						"iocfg_rb0_base",
						"iocfg_rb1_base",
						"iocfg_bm0_base",
						"iocfg_bm1_base",
						"iocfg_bm2_base",
						"iocfg_lt0_base",
						"iocfg_lt1_base",
						"iocfg_rt_base";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 182>;
			interrupt-controller;
			#interrupt-cells = <2>;
			mediatek,eint = <&eint>;
		};

		apmixedsys_clk: syscon@1000c000 {
			compatible = "mediatek,mt8189-apmixedsys", "syscon";
			reg = <0 0x1000c000 0 0x1000>;
			#clock-cells = <1>;
		};

		emicfg_ao_mem_clk: syscon@10270000 {
			compatible = "mediatek,mt8189-emicfg_ao_mem", "syscon";
			reg = <0 0x10270000 0 0x1000>;
		};

		pericfg_ao_clk: syscon@11036000 {
			compatible = "mediatek,mt8189-peri_ao", "syscon";
			reg = <0 0x11036000 0 0x1000>;
			#clock-cells = <1>;
		};

		uart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAO_UART0>;
			clock-names = "baud", "bus";
			status = "disabled";
		};

		afe_clk: syscon@11050000 {
			compatible = "mediatek,mt8189-audiosys", "syscon";
			reg = <0 0x11050000 0 0x1000>;
			#clock-cells = <1>;
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,mt8196-mmc";
			reg = <0 0x11230000 0 0x10000>,
			      <0 0x11e70000 0 0x1000>;
			interrupts = <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC50_0_SEL>,
				<&topckgen_clk CLK_TOP_MSDC50_0_HCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAO_MSDC0>,
				<&pericfg_ao_clk CLK_PERAO_MSDC0_H>,
				<&topckgen_clk CLK_TOP_MSDC50_0_SEL>,
				<&pericfg_ao_clk CLK_PERAO_MSDC0_SLV_H>,
				<&pericfg_ao_clk CLK_PERAO_MSDC0_MST_F>;
			clock-names = "source", "bus_clk", "source_cg", "hclk",
					"crypto", "pclk_cg", "axi_cg";
			status = "disabled";
		};

		ufscfg_ao_reg_clk: syscon@112b8000 {
			compatible = "mediatek,mt8189-ufscfg_ao", "syscon", "simple-mfd";
			reg = <0 0x112b8000 0 0x1000>;
			#clock-cells = <1>;
		};

		ufscfg_pdn_reg_clk: syscon@112bb000 {
			compatible = "mediatek,mt8189-ufscfg_pdn", "syscon", "simple-mfd";
			reg = <0 0x112bb000 0 0x1000>;
			#clock-cells = <1>;
		};

		imp_iic_wrap_ws_clk: syscon@11b21000 {
			compatible = "mediatek,mt8189-iic_wrap_ws", "syscon";
			reg = <0 0x11b21000 0 0x1000>;
			#clock-cells = <1>;
		};

		imp_iic_wrap_e_clk: syscon@11c22000 {
			compatible = "mediatek,mt8189-iic_wrap_e", "syscon";
			reg = <0 0x11c22000 0 0x1000>;
			#clock-cells = <1>;
		};

		imp_iic_wrap_s_clk: syscon@11d74000 {
			compatible = "mediatek,mt8189-iic_wrap_s", "syscon";
			reg = <0 0x11d74000 0 0x1000>;
			#clock-cells = <1>;
		};

		imp_iic_wrap_en_clk: syscon@11f32000 {
			compatible = "mediatek,mt8189-iic_wrap_en", "syscon";
			reg = <0 0x11f32000 0 0x1000>;
			#clock-cells = <1>;
		};

		mfg_clk: syscon@13fbf000 {
			compatible = "mediatek,mt8189-mfgsys", "syscon";
			reg = <0 0x13fbf000 0 0x1000>;
			#clock-cells = <1>;
		};

		dispsys_config_clk: syscon@14000000 {
			compatible = "mediatek,mt8189-dispsys", "syscon";
			reg = <0 0x14000000 0 0x1000>;
			#clock-cells = <1>;
		};

		imgsys1_clk: syscon@15020000 {
			compatible = "mediatek,mt8189-imgsys1", "syscon";
			reg = <0 0x15020000 0 0x1000>;
			#clock-cells = <1>;
		};

		imgsys2_clk: syscon@15820000 {
			compatible = "mediatek,mt8189-imgsys2", "syscon";
			reg = <0 0x15820000 0 0x1000>;
			#clock-cells = <1>;
		};

		vdec_core_clk: syscon@1602f000 {
			compatible = "mediatek,mt8189-vdec_core", "syscon";
			reg = <0 0x1602f000 0 0x1000>;
			#clock-cells = <1>;
		};

		venc_gcon_clk: syscon@17000000 {
			compatible = "mediatek,mt8189-venc", "syscon";
			reg = <0 0x17000000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_main_clk: syscon@1a000000 {
			compatible = "mediatek,mt8189-camsys_main", "syscon";
			reg = <0 0x1a000000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawa_clk: syscon@1a04f000 {
			compatible = "mediatek,mt8189-camsys_rawa", "syscon";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawb_clk: syscon@1a06f000 {
			compatible = "mediatek,mt8189-camsys_rawb", "syscon";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		ipesys_clk: syscon@1b000000 {
			compatible = "mediatek,mt8189-ipesys", "syscon";
			reg = <0 0x1b000000 0 0x1000>;
			#clock-cells = <1>;
		};

		vlpcfg_ao_reg_clk: syscon@1c000000 {
			compatible = "mediatek,mt8189-vlp_ao_ckgen", "syscon";
			reg = <0 0x1c000000 0 0x1000>;
			#clock-cells = <1>;
		};

		scpsys: power-controller@1c001000 {
			compatible = "mediatek,mt8189-scpsys", "syscon";
			reg = <0 0x1c001000 0 0x1000>;
			#power-domain-cells = <1>;
			infra-infracfg-ao-reg-bus = <&infracfg_ao_clk>;
			emicfg-ao-mem = <&emicfg_ao_mem_clk>;
			vlpcfg-reg-bus = <&vlpcfg_reg_bus_clk>;
			clocks = /* MFG */
				<&topckgen_clk CLK_TOP_MFG_REF_SEL>,
				/* AUDIO */
				<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
				/* VEN */
				<&topckgen_clk CLK_TOP_VENC_SEL>,
				/* VDEC */
				<&topckgen_clk CLK_TOP_VDEC_SEL>,
				/* IPE */
				<&topckgen_clk CLK_TOP_IPE_SEL>,
				/* CAM_MAIN */
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				/* IMG1 */
				<&topckgen_clk CLK_TOP_IMG1_SEL>,
				/* DISP */
				<&topckgen_clk CLK_TOP_DISP0_SEL>,
				/* MDP0 */
				<&topckgen_clk CLK_TOP_MDP0_SEL>,
				/* MM_INFRA */
				<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
				/* VADSP */
				<&vlp_cksys_clk CLK_VLP_CK_VADSP_SEL>,
				/* IPE */
				<&ipesys_clk CLK_IPE_LARB19>,
				<&ipesys_clk CLK_IPE_LARB20>,
				<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
				<&ipesys_clk CLK_IPESYS_GALS>,
				/* CAMSYS */
				/* cam_main*/
				<&camsys_main_clk CLK_CAM_M_LARB13>,
				<&camsys_main_clk CLK_CAM_M_LARB14>,
				<&camsys_main_clk CLK_CAM_M_CAM2MM_GALS>,
				/* cam_suba */
				<&camsys_rawa_clk CLK_CAM_RA_CAMSYS_RAWA_LARBX>,
				/* cam_subb */
				<&camsys_rawb_clk CLK_CAM_RB_CAMSYS_RAWB_LARBX>,
				/* IMG1 */
				<&imgsys1_clk CLK_IMGSYS1_LARB9>,
				<&imgsys1_clk CLK_IMGSYS1_LARB11>,
				<&imgsys1_clk CLK_IMGSYS1_GALS>,
				/* IMG2 */
				<&imgsys2_clk CLK_IMGSYS2_LARB9>,
				<&imgsys2_clk CLK_IMGSYS2_LARB11>,
				<&imgsys2_clk CLK_IMGSYS2_GALS>,
				/* MMINFRA */
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				/* DISP */
				<&dispsys_config_clk CLK_MM_SMI_LARB>,
				/* VDEC */
				<&vdec_core_clk CLK_VDEC_CORE_LARB_CKEN>,
				/* VENC */
				<&venc_gcon_clk CLK_VEN1_CKE0_LARB>,
				/* MDP0 */
				<&mdpsys_config_clk CLK_MDP_SMI0>,
				/*VADSP_TOP */
				<&vlp_cksys_clk CLK_VLP_CK_VADSYS_VLP_26M_EN>,
				/* VADSP */
				<&vadsys_clk CLK_VAD_CORE0_EN>,
				<&vadsys_clk CLK_VAD_BUSEMI_EN>,
				<&vadsys_clk CLK_VAD_TIMER_EN>,
				<&vadsys_clk CLK_VAD_DMA0_EN>,
				<&vadsys_clk CLK_VAD_UART_EN>,
				<&vadsys_clk CLK_VAD_VOWPLL_EN>;
			clock-names = "mfg1", "audio", "venc", "vdec", "ipe", "cam",
				"img1", "disp",
				"mdp", "mm_infra", "vadsp",
				"ipe-0", "ipe-1", "ipe-2", "ipe-3",
				"cam_main-0", "cam_main-1", "cam_main-2",
				"cam_suba-0", "cam-subb-0",
				"img1-0", "img1-1", "img1-2",
				"img2-0", "img2-1", "img2-2",
				"mm_infra-0",
				"disp-0",
				"vdec-0", "venc-0",
				"mdp0-0",
				"vadsp-top-0",
				"vadsp-0", "vadsp-1", "vadsp-2", "vadsp-3",
				"vadsp-4", "vadsp-5";
		};

		vlpcfg_reg_bus_clk: syscon@1c00c000 {
			compatible = "mediatek,mt8189-vlpcfg_reg_bus", "syscon";
			reg = <0 0x1c00c000 0 0x1000>;
			#clock-cells = <1>;
		};

		dvfsrc_top_clk: syscon@1c00f000 {
			compatible = "mediatek,mt8189-dvfsrc_top", "syscon";
			reg = <0 0x1c00f000 0 0x1000>;
			#clock-cells = <1>;
		};

		vlp_cksys_clk: syscon@1c012000 {
			compatible = "mediatek,mt8189-vlp_ckgen", "syscon";
			reg = <0 0x1c012000 0 0x1000>;
			#clock-cells = <1>;
		};

		scp_iic_clk: syscon@1c80a000 {
			compatible = "mediatek,mt8189-scp_i2c", "syscon";
			reg = <0 0x1c80a000 0 0x1000>;
			#clock-cells = <1>;
		};

		scp_clk: syscon@1cb21000 {
			compatible = "mediatek,mt8189-scp", "syscon";
			reg = <0 0x1cb21000 0 0x1000>;
			#clock-cells = <1>;
		};

		vadsys_clk: syscon@1e010000 {
			compatible = "mediatek,mt8189-vadsys", "syscon";
			reg = <0 0x1e010000 0 0x1000>;
			#clock-cells = <1>;
		};

		mminfra_config_clk: syscon@1e800000 {
			compatible = "mediatek,mt8189-mm_infra", "syscon";
			reg = <0 0x1e800000 0 0x1000>;
			#clock-cells = <1>;
		};

		gce_d_clk: syscon@1e980000 {
			compatible = "mediatek,mt8189-gce_d", "syscon";
			reg = <0 0x1e980000 0 0x1000>;
			#clock-cells = <1>;
		};

		gce_m_clk: syscon@1e990000 {
			compatible = "mediatek,mt8189-gce_m", "syscon";
			reg = <0 0x1e990000 0 0x1000>;
			#clock-cells = <1>;
		};

		mdpsys_config_clk: syscon@1f000000 {
			compatible = "mediatek,mt8189-mdpsys", "syscon";
			reg = <0 0x1f000000 0 0x1000>;
			#clock-cells = <1>;
		};

		eint: apirq@11ce0000 {
			compatible = "mediatek,mtk-eint";
			reg = <0 0x11ce0000 0 0x1000>,
			      <0 0x11de0000 0 0x1000>,
			      <0 0x11e60000 0 0x1000>,
			      <0 0x1c01e000 0 0x1000>,
			      <0 0x11f00000 0 0x1000>;
			reg-name = "eint-e", "eint-s", "eint-w", "eint-c", "eint-n";
			interrupts = <GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,instance-num = <5>;
			mediatek,total-pin-number = <210>;
			mediatek,pins = <0 0 0 1>,<1 0 1 1>,<2 0 2 1>,<3 0 3 1>,
					<4 0 4 1>,<5 0 5 1>,<6 0 6 1>,<7 0 7 1>,
					<8 0 8 1>,<9 0 9 1>,<10 0 10 1>,<11 0 11 1>,
					<12 1 0 1>,<13 1 1 1>,<14 1 2 1>,<15 1 3 1>,
					<16 1 4 1>,<17 1 5 1>,<18 0 12 1>,<19 0 13 1>,
					<20 0 14 1>,<21 0 15 1>,<22 0 16 1>,<23 0 17 1>,
					<24 0 18 1>,<25 2 0 1>,<26 2 1 1>,<27 1 6 1>,
					<28 1 7 1>,<29 2 2 1>,<30 1 8 1>,<31 1 9 1>,
					<32 1 10 1>,<33 1 11 1>,<34 1 12 1>,<35 1 13 1>,
					<36 1 14 1>,<37 1 15 1>,<38 1 16 1>,<39 1 17 1>,
					<40 1 18 1>,<41 1 19 1>,<42 1 20 1>,<43 1 21 1>,
					<44 0 19 1>,<45 0 20 1>,<46 0 21 1>,<47 0 22 1>,
					<48 2 3 1>,<49 2 4 1>,<50 2 5 1>,<51 0 23 1>,
					<52 0 24 1>,<53 0 25 1>,<54 0 26 1>,<55 2 6 1>,
					<56 2 7 1>,<57 1 22 1>,<58 1 23 1>,<59 1 24 1>,
					<60 1 25 1>,<61 1 26 1>,<62 1 27 1>,<63 1 28 1>,
					<64 1 29 1>,<65 0 27 1>,<66 0 28 1>,<67 0 29 1>,
					<68 0 30 1>,<69 1 30 1>,<70 1 31 1>,<71 1 32 1>,
					<72 1 33 1>,<73 1 34 1>,<74 1 35 1>,<75 1 36 1>,
					<76 1 37 1>,<77 0 31 1>,<78 0 32 1>,<79 0 33 1>,
					<80 0 34 1>,<81 1 38 1>,<82 1 39 1>,<83 1 40 1>,
					<84 0 35 1>,<85 0 36 1>,<86 0 37 1>,<87 0 38 1>,
					<88 2 8 1>,<89 2 9 1>,<90 2 10 1>,<91 2 11 1>,
					<92 2 12 1>,<93 2 13 1>,<94 2 14 1>,<95 2 15 1>,
					<96 2 16 1>,<97 2 17 1>,<98 2 18 1>,<99 2 19 1>,
					<100 2 20 1>,<101 2 21 1>,<102 2 22 1>,<103 0 39 1>,
					<104 0 40 1>,<105 0 41 1>,<106 0 42 1>,<107 0 43 1>,
					<108 0 44 1>,<109 0 45 1>,<110 0 46 1>,<111 0 47 1>,
					<112 0 48 0>,<113 0 49 1>,<114 0 50 0>,<115 1 41 1>,
					<116 1 42 1>,<117 1 43 1>,<118 1 44 1>,<119 1 45 1>,
					<120 1 46 1>,<121 1 47 1>,<122 1 48 1>,<123 1 49 1>,
					<124 1 50 1>,<125 1 51 1>,<126 1 52 1>,<127 1 53 1>,
					<128 1 54 1>,<129 1 55 1>,<130 1 56 1>,<131 1 57 1>,
					<132 1 58 1>,<133 1 59 1>,<134 1 60 1>,<135 1 61 1>,
					<136 1 62 1>,<137 1 63 1>,<138 1 64 1>,<139 1 65 1>,
					<140 1 66 1>,<141 1 67 1>,<142 1 68 1>,<143 1 69 1>,
					<144 1 70 1>,<145 1 71 1>,<146 1 72 1>,<147 1 73 1>,
					<148 1 74 1>,<149 1 75 1>,<150 1 76 1>,<151 1 77 1>,
					<152 1 78 1>,<153 1 79 1>,<154 1 80 1>,<155 1 81 1>,
					<156 2 23 1>,<157 2 24 1>,<158 2 25 1>,<159 4 0 1>,
					<160 2 26 1>,<161 2 27 1>,<162 2 28 1>,<163 4 1 1>,
					<164 2 29 1>,<165 2 30 1>,<166 4 2 1>,<167 2 31 0>,
					<168 1 82 1>,<169 1 83 1>,<170 1 84 1>,<171 1 85 0>,
					<172 1 86 1>,<173 1 87 0>,<174 4 3 1>,<175 4 4 1>,
					<176 4 5 1>,<177 4 6 1>,<178 4 7 1>,<179 4 8 1>,
					<180 2 32 1>,<181 2 33 0>,<182 3 0 1>,<183 3 1 1>,
					<184 3 2 1>,<185 3 3 1>,<186 3 4 1>,<187 3 5 1>,
					<188 3 6 1>,<189 3 7 1>,<190 3 8 1>,<191 3 9 1>,
					<192 3 10 1>,<193 3 11 1>,<194 3 12 1>,<195 3 13 1>,
					<196 3 14 1>,<197 3 15 1>,<198 3 16 1>,<199 3 17 1>,
					<200 3 18 1>,<201 3 19 1>,<202 3 20 1>,<203 3 21 1>,
					<204 3 22 1>,<205 3 23 1>,<206 3 24 1>,<207 3 25 1>,
					<208 3 26 1>,<209 3 27 1>;
		};

		watchdog: watchdog@1c00a000 {
			compatible = "mediatek,mt6589-wdt";
			reg = <0 0x1c00a000 0 0x100>;
			mediatek,disable-extrst;
			#reset-cells = <1>;
		};

		systimer: timer@1cc10000 {
			compatible = "mediatek,mt6765-timer";
			reg = <0 0x1cc10000 0 0x1000>;
			interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		i2c0: i2c@11c20000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11c20000 0 0x1000>,
				<0 0x11300200 0 0x80>;
			interrupts = <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_clk CLK_IMPE_I2C0>,
				<&pericfg_ao_clk CLK_PERAO_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c1: i2c@11c21000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11c21000 0 0x1000>,
				<0 0x11300300 0 0x80>;
			interrupts = <GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_clk CLK_IMPE_I2C1>,
				<&pericfg_ao_clk CLK_PERAO_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c2: i2c@11b20000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11b20000 0 0x1000>,
				<0 0x11300400 0 0x80>;
			interrupts = <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_ws_clk CLK_IMPWS_I2C2>,
				<&pericfg_ao_clk CLK_PERAO_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c3: i2c@11d70000 {
			compatible = "mediatek,mt8188-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11d70000 0 0x1000>,
				<0 0x11300500 0 0x80>;
			interrupts = <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I2C3>,
				<&pericfg_ao_clk CLK_PERAO_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			status = "disabled";
		};

		i2c4: i2c@11d71000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11d71000 0 0x1000>,
				<0 0x11300600 0 0x80>;
			interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I2C4>,
				<&pericfg_ao_clk CLK_PERAO_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c5: i2c@11d72000 {
			compatible = "mediatek,mt8188-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11d72000 0 0x1000>,
				<0 0x11300700 0 0x80>;
			interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I2C5>,
				<&pericfg_ao_clk CLK_PERAO_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			status = "disabled";
		};

		i2c6: i2c@11d73000 {
			compatible = "mediatek,mt8188-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11d73000 0 0x1000>,
				<0 0x11300800 0 0x80>;
			interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I2C6>,
				<&pericfg_ao_clk CLK_PERAO_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			status = "disabled";
		};

		i2c7: i2c@11f30000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11f30000 0 0x1000>,
				<0 0x11300900 0 0x80>;
			interrupts = <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_I2C7>,
				<&pericfg_ao_clk CLK_PERAO_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c8: i2c@11f31000 {
			compatible = "mediatek,mt8188-i2c";
			reg = <0 0x11f31000 0 0x1000>,
				<0 0x11300a00 0 0x80>;
			interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_I2C8>,
				<&pericfg_ao_clk CLK_PERAO_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi0: spi@11010800 {
			compatible = "mediatek,mt8189-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11010800 0 0x100>;
			interrupts = <GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen_clk CLK_TOP_SPI0_SEL>,
				 <&pericfg_ao_clk CLK_PERAO_SPI0_B>,
				 <&pericfg_ao_clk CLK_PERAO_SPI0_H>;
			clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		spi1: spi@11011800 {
			compatible = "mediatek,mt8189-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11011800 0 0x100>;
			interrupts = <GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen_clk CLK_TOP_SPI1_SEL>,
				 <&pericfg_ao_clk CLK_PERAO_SPI1_B>,
				 <&pericfg_ao_clk CLK_PERAO_SPI1_H>;
			clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		spi2: spi@11012800 {
			compatible = "mediatek,mt8189-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11012800 0 0x100>;
			interrupts = <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen_clk CLK_TOP_SPI2_SEL>,
				 <&pericfg_ao_clk CLK_PERAO_SPI2_B>,
				 <&pericfg_ao_clk CLK_PERAO_SPI2_H>;
			clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		spi3: spi@11013800 {
			compatible = "mediatek,mt8189-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11013800 0 0x100>;
			interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen_clk CLK_TOP_SPI3_SEL>,
				 <&pericfg_ao_clk CLK_PERAO_SPI3_B>,
				 <&pericfg_ao_clk CLK_PERAO_SPI3_H>;
			clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		spi4: spi@11014800 {
			compatible = "mediatek,mt8189-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11014800 0 0x100>;
			interrupts = <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen_clk CLK_TOP_SPI4_SEL>,
				 <&pericfg_ao_clk CLK_PERAO_SPI4_B>,
				 <&pericfg_ao_clk CLK_PERAO_SPI4_H>;
			clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		spi5: spi@11015800 {
			compatible = "mediatek,mt8189-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11015800 0 0x100>;
			interrupts = <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				 <&topckgen_clk CLK_TOP_SPI5_SEL>,
				 <&pericfg_ao_clk CLK_PERAO_SPI5_B>,
				 <&pericfg_ao_clk CLK_PERAO_SPI5_H>;
			clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		pwrap: pwrap@1cc04000 {
			compatible = "mediatek,mt8189-pwrap";
			reg = <0 0x1cc04000 0 0x1000>;
			reg-names = "pwrap";
			interrupts = <GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks =  <&vlpcfg_reg_bus_clk CLK_VLPCFG_REG_PMIF_SPMI_M_SYS>,
			<&vlpcfg_reg_bus_clk CLK_VLPCFG_REG_PMIF_SPMI_M_TMR>;
			clock-names = "spi", "wrap";
			assigned-clocks = <&vlp_cksys_clk CLK_VLP_CK_PWRAP_ULPOSC_SEL>;
			assigned-clock-parents = <&topckgen_clk CLK_TOP_OSC_D10>;
		};

		spmi: spmi@1cc06000 {
			compatible = "mediatek,mt8189-spmi";
			reg = <0 0x1cc06000 0 0x0008ff>,
					<0 0x1cc00000 0 0x000100>;
			reg-names = "pmif", "spmimst";
			clocks = <&vlpcfg_reg_bus_clk CLK_VLPCFG_REG_PMIF_SPMI_P_SYS>,
					<&vlpcfg_reg_bus_clk CLK_VLPCFG_REG_PMIF_SPMI_P_TMR>,
					<&vlp_cksys_clk CLK_VLP_CK_SPMI_P_MST_SEL>;
			clock-names = "pmif_sys_ck", "pmif_tmr_ck", "spmimst_clk_mux";
			#address-cells = <2>;
			#size-cells = <0>;
		};

		auxadc: adc@11019000 {
			compatible = "mediatek,mt8173-auxadc";
			reg = <0 0x11019000 0 0x1000>;
			clocks = <&pericfg_ao_clk CLK_PERAO_AUXADC_26M>;
			clock-names = "main";
			#io-channel-cells = <1>;
			status = "disabled";
		};

		pwm: pwm@11008000 {
			compatible = "mediatek,mt8189-pwm";
			reg = <0 0x11008000 0 0x1000>;
			#pwm-cells = <2>;

			clocks = <&pericfg_ao_clk CLK_PERAO_PWM_H>,
				 <&pericfg_ao_clk CLK_PERAO_PWM_B>,
				 <&pericfg_ao_clk CLK_PERAO_PWM_FB1>,
				 <&pericfg_ao_clk CLK_PERAO_PWM_FB2>,
				 <&pericfg_ao_clk CLK_PERAO_PWM_FB3>;

			clock-names = "top", "main", "pwm1", "pwm2", "pwm3";
		};
	};
};
