var g_data = {"name":"/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_F0/NR_QUESTA_INT_DEBUG_LONG/workdir/core-v-cores/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v","src":"/*Copyright 2020-2021 T-Head Semiconductor Co., Ltd.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n*/\n\nmodule gated_clk_cell(\n  clk_in,\n  global_en,\n  module_en,\n  local_en,\n  external_en,\n  pad_yy_icg_scan_en,\n  clk_out\n);\n\ninput  clk_in;\ninput  global_en;\ninput  module_en;\ninput  local_en;\ninput  external_en;\ninput  pad_yy_icg_scan_en;\noutput clk_out;\n\nwire   clk_en_bf_latch;\nwire   SE;\n\nassign clk_en_bf_latch = (global_en && (module_en || local_en)) || external_en ;\n\n// SE driven from primary input, held constant\nassign SE	       = pad_yy_icg_scan_en;\n \n// //   &Connect(    .clk_in           (clk_in), @50\n// //                .SE               (SE), @51\n// //                .external_en      (clk_en_bf_latch), @52\n// //                .clk_out          (clk_out) @53\n// //                ) ; @54\n\nassign clk_out = clk_in;\n\nendmodule   \n","lang":"verilog"};
processSrcData(g_data);