// Seed: 3647496161
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_0,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd72,
    parameter id_18 = 32'd91
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  inout wire _id_18;
  inout wire id_17;
  input wire id_16;
  module_0 modCall_1 (
      id_17,
      id_19,
      id_6,
      id_20,
      id_17,
      id_19,
      id_6,
      id_7,
      id_6,
      id_5,
      id_5,
      id_17,
      id_17,
      id_7,
      id_10,
      id_13,
      id_3,
      id_2,
      id_6,
      id_17
  );
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire _id_1;
  logic [id_1 : id_18] id_21;
  ;
  logic id_22;
  assign id_17 = id_22 == -1;
  assign id_17 = -1;
  wire id_23;
endmodule
