// Seed: 423337463
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    output tri id_4,
    output wor id_5,
    output tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    input supply0 id_9
    , id_23,
    input wor id_10,
    output wire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    output uwire id_15,
    input wor id_16,
    input wor id_17,
    output wand id_18,
    input supply1 id_19,
    input wand id_20,
    output wire id_21
);
  assign id_4 = !(id_0);
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wire id_4,
    output wire id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    output supply0 id_9,
    output wand id_10,
    input wor id_11,
    output wire id_12,
    input wire id_13,
    input tri0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    output supply1 id_17,
    output logic id_18,
    output tri id_19
);
  supply0 id_21 = 1 == id_6;
  module_0(
      id_0,
      id_15,
      id_19,
      id_8,
      id_19,
      id_8,
      id_4,
      id_0,
      id_14,
      id_2,
      id_14,
      id_12,
      id_9,
      id_13,
      id_0,
      id_17,
      id_11,
      id_7,
      id_4,
      id_1,
      id_3,
      id_17
  );
  always id_18 <= #1 id_21 - 1;
endmodule
