// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mandelbrot,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200tfbg676-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.415083,HLS_SYN_LAT=517,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=10,HLS_SYN_FF=870,HLS_SYN_LUT=2337}" *)

module mandelbrot (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        re,
        im,
        outp,
        outp_ap_vld
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] re;
input  [31:0] im;
output  [15:0] outp;
output   outp_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg outp_ap_vld;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] z_re_V;
reg   [31:0] z_im_V;
wire   [0:0] isneg_fu_207_p3;
reg   [0:0] isneg_reg_952;
wire   [53:0] man_V_4_fu_251_p3;
reg   [53:0] man_V_4_reg_958;
wire   [0:0] tmp_7_fu_259_p2;
reg   [0:0] tmp_7_reg_965;
wire   [11:0] F2_fu_265_p2;
reg   [11:0] F2_reg_969;
wire   [0:0] tmp_9_fu_271_p2;
reg   [0:0] tmp_9_reg_977;
wire   [11:0] tmp_s_fu_277_p2;
reg   [11:0] tmp_s_reg_983;
wire   [11:0] tmp_1_fu_283_p2;
reg   [11:0] tmp_1_reg_989;
wire  signed [31:0] sh_amt_cast_fu_294_p1;
reg  signed [31:0] sh_amt_cast_reg_994;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_3_fu_298_p2;
reg   [0:0] tmp_3_reg_999;
wire   [31:0] tmp_24_fu_303_p1;
reg   [31:0] tmp_24_reg_1006;
wire   [0:0] icmp_fu_322_p2;
reg   [0:0] icmp_reg_1013;
wire   [31:0] p_Val2_5_fu_388_p2;
reg   [31:0] p_Val2_5_reg_1019;
wire   [0:0] sel_tmp6_fu_394_p2;
reg   [0:0] sel_tmp6_reg_1025;
wire   [0:0] tmp_15_fu_399_p2;
reg   [0:0] tmp_15_reg_1030;
wire   [0:0] isneg_1_fu_473_p3;
reg   [0:0] isneg_1_reg_1034;
wire    ap_CS_fsm_state3;
wire   [53:0] man_V_11_fu_517_p3;
reg   [53:0] man_V_11_reg_1040;
wire   [0:0] tmp_18_fu_525_p2;
reg   [0:0] tmp_18_reg_1047;
wire   [11:0] F2_1_fu_531_p2;
reg   [11:0] F2_1_reg_1051;
wire   [0:0] tmp_19_fu_537_p2;
reg   [0:0] tmp_19_reg_1059;
wire   [11:0] tmp_20_fu_543_p2;
reg   [11:0] tmp_20_reg_1065;
wire   [11:0] tmp_21_fu_549_p2;
reg   [11:0] tmp_21_reg_1071;
wire  signed [31:0] sh_amt_1_cast_fu_560_p1;
reg  signed [31:0] sh_amt_1_cast_reg_1076;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_22_fu_564_p2;
reg   [0:0] tmp_22_reg_1081;
wire   [31:0] tmp_47_fu_569_p1;
reg   [31:0] tmp_47_reg_1088;
wire   [0:0] icmp5_fu_588_p2;
reg   [0:0] icmp5_reg_1095;
wire   [31:0] p_Val2_6_fu_654_p2;
reg   [31:0] p_Val2_6_reg_1101;
wire   [0:0] sel_tmp10_fu_660_p2;
reg   [0:0] sel_tmp10_reg_1107;
wire   [0:0] tmp_33_fu_665_p2;
reg   [0:0] tmp_33_reg_1112;
wire   [59:0] tmp_34_fu_731_p3;
reg   [59:0] tmp_34_reg_1116;
wire    ap_CS_fsm_state5;
wire   [8:0] i_1_fu_745_p2;
reg   [8:0] i_1_reg_1124;
wire    ap_CS_fsm_state6;
reg   [31:0] p_Val2_10_reg_1129;
wire   [0:0] exitcond_fu_739_p2;
reg   [0:0] tmp_51_reg_1134;
reg   [31:0] p_Val2_13_reg_1139;
reg   [0:0] tmp_52_reg_1144;
wire   [59:0] tmp_53_fu_837_p1;
reg   [59:0] tmp_53_reg_1149;
reg   [0:0] tmp_54_reg_1154;
wire   [8:0] tmp_40_fu_894_p2;
wire    ap_CS_fsm_state7;
wire   [31:0] p_s_fu_435_p3;
reg   [31:0] p_Val2_2_reg_119;
wire   [31:0] tmp_4_mux_fu_445_p3;
reg   [31:0] ap_phi_mux_p_1_phi_fu_137_p6;
reg   [31:0] p_1_reg_133;
wire   [31:0] tmp_15_s_fu_451_p3;
wire   [31:0] p_2_fu_701_p3;
reg   [31:0] ap_phi_mux_p_Val2_8_phi_fu_150_p6;
reg   [31:0] p_Val2_8_reg_146;
wire   [31:0] tmp_43_mux_fu_711_p3;
reg   [31:0] ap_phi_mux_p_3_phi_fu_163_p6;
reg   [31:0] p_3_reg_159;
wire   [31:0] tmp_50_s_fu_717_p3;
reg   [8:0] mandelbrot_float_fl_reg_172;
reg   [8:0] i_reg_184;
wire   [31:0] p_Val2_1_fu_935_p2;
wire   [31:0] p_Val2_18_fu_917_p2;
reg   [31:0] grp_fu_195_p0;
wire   [63:0] grp_fu_195_p1;
wire   [63:0] p_Val2_s_fu_199_p1;
wire   [10:0] exp_tmp_V_fu_215_p4;
wire   [51:0] tmp_11_fu_229_p1;
wire   [52:0] tmp_fu_233_p3;
wire   [53:0] man_V_fu_241_p1;
wire   [53:0] man_V_1_fu_245_p2;
wire   [62:0] tmp_4_fu_203_p1;
wire   [11:0] tmp_2_fu_225_p1;
wire   [11:0] sh_amt_fu_289_p3;
wire   [6:0] tmp_26_fu_312_p4;
wire   [53:0] tmp_8_fu_328_p1;
wire   [53:0] tmp_6_fu_332_p2;
wire   [0:0] tmp_5_fu_306_p2;
wire   [31:0] tmp_29_fu_337_p1;
wire   [31:0] p_Val2_0_i_i_i1_fu_341_p3;
wire   [11:0] tmp_13_fu_361_p2;
wire  signed [31:0] tmp_17_cast_fu_366_p1;
wire   [0:0] tmp_12_fu_356_p2;
wire   [0:0] tmp_43_fu_370_p3;
wire   [0:0] qb_fu_377_p3;
wire   [31:0] tmp_14_fu_384_p1;
wire   [31:0] p_Val2_4_fu_348_p3;
wire   [0:0] sel_tmp1_fu_414_p2;
wire   [0:0] sel_tmp2_fu_419_p2;
wire   [31:0] sel_tmp_fu_408_p3;
wire   [0:0] sel_tmp7_fu_431_p2;
wire   [31:0] tmp_10_fu_404_p2;
wire   [31:0] sel_tmp3_fu_424_p3;
wire   [63:0] p_Val2_23_fu_465_p1;
wire   [10:0] exp_tmp_V_1_fu_481_p4;
wire   [51:0] tmp_46_fu_495_p1;
wire   [52:0] tmp_17_fu_499_p3;
wire   [53:0] man_V_10_fu_507_p1;
wire   [53:0] man_V_6_fu_511_p2;
wire   [62:0] tmp_44_fu_469_p1;
wire   [11:0] tmp_16_fu_491_p1;
wire   [11:0] sh_amt_1_fu_555_p3;
wire   [6:0] tmp_48_fu_578_p4;
wire   [53:0] tmp_25_fu_594_p1;
wire   [53:0] tmp_27_fu_598_p2;
wire   [0:0] tmp_23_fu_572_p2;
wire   [31:0] tmp_49_fu_603_p1;
wire   [31:0] p_Val2_0_i_i_i5_fu_607_p3;
wire   [11:0] tmp_31_fu_627_p2;
wire  signed [31:0] tmp_52_cast_fu_632_p1;
wire   [0:0] tmp_30_fu_622_p2;
wire   [0:0] tmp_50_fu_636_p3;
wire   [0:0] qb_1_fu_643_p3;
wire   [31:0] tmp_32_fu_650_p1;
wire   [31:0] p_Val2_3_fu_614_p3;
wire   [0:0] sel_tmp5_fu_680_p2;
wire   [0:0] sel_tmp8_fu_685_p2;
wire   [31:0] sel_tmp4_fu_674_p3;
wire   [0:0] sel_tmp11_fu_697_p2;
wire   [31:0] tmp_28_fu_670_p2;
wire   [31:0] sel_tmp9_fu_690_p3;
wire  signed [31:0] p_Val2_9_fu_759_p0;
wire  signed [63:0] OP1_V_fu_755_p1;
wire  signed [31:0] p_Val2_9_fu_759_p1;
wire   [63:0] p_Val2_9_fu_759_p2;
wire  signed [31:0] p_Val2_12_fu_791_p0;
wire  signed [63:0] OP1_V_1_fu_787_p1;
wire  signed [31:0] p_Val2_12_fu_791_p1;
wire   [63:0] p_Val2_12_fu_791_p2;
wire   [32:0] r_V_1_fu_815_p3;
wire  signed [31:0] p_Val2_15_fu_831_p0;
wire  signed [32:0] p_Val2_15_fu_831_p1;
wire   [64:0] p_Val2_15_fu_831_p2;
wire   [31:0] tmp_35_fu_854_p1;
wire   [31:0] tmp_36_fu_862_p1;
wire   [31:0] p_Val2_11_fu_857_p2;
wire   [31:0] p_Val2_14_fu_865_p2;
wire  signed [32:0] tmp_38_fu_874_p1;
wire  signed [32:0] tmp_37_fu_870_p1;
wire   [32:0] r_V_fu_878_p2;
wire   [0:0] tmp_39_fu_884_p2;
wire   [8:0] tmp_76_cast_fu_890_p1;
wire   [59:0] p_Val2_16_fu_900_p2;
wire   [31:0] tmp_41_fu_914_p1;
wire   [31:0] p_Val2_17_fu_904_p4;
wire   [31:0] p_Val2_s_8_fu_929_p2;
reg   [6:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 z_re_V = 32'd0;
#0 z_im_V = 32'd0;
end

mandelbrot_fpext_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mandelbrot_fpext_bkb_U1(
    .din0(grp_fu_195_p0),
    .dout(grp_fu_195_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_reg_184 <= i_1_reg_1124;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_reg_184 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mandelbrot_float_fl_reg_172 <= tmp_40_fu_894_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        mandelbrot_float_fl_reg_172 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_1_reg_133 <= 32'd0;
    end else if (((tmp_15_reg_1030 == 1'd0) & (tmp_7_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_1_reg_133 <= tmp_15_s_fu_451_p3;
    end else if (((tmp_15_reg_1030 == 1'd1) & (tmp_7_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_1_reg_133 <= tmp_4_mux_fu_445_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_18_fu_525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_3_reg_159 <= 32'd0;
    end else if (((tmp_18_reg_1047 == 1'd0) & (tmp_33_reg_1112 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        p_3_reg_159 <= tmp_50_s_fu_717_p3;
    end else if (((tmp_18_reg_1047 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_33_reg_1112 == 1'd1))) begin
        p_3_reg_159 <= tmp_43_mux_fu_711_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_Val2_2_reg_119 <= 32'd0;
    end else if ((((tmp_15_reg_1030 == 1'd0) & (tmp_7_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_15_reg_1030 == 1'd1) & (tmp_7_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_Val2_2_reg_119 <= p_s_fu_435_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_18_fu_525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Val2_8_reg_146 <= 32'd0;
    end else if ((((tmp_18_reg_1047 == 1'd0) & (tmp_33_reg_1112 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_18_reg_1047 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_33_reg_1112 == 1'd1)))) begin
        p_Val2_8_reg_146 <= p_2_fu_701_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        z_im_V <= p_Val2_18_fu_917_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        z_im_V <= ap_phi_mux_p_3_phi_fu_163_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        z_re_V <= p_Val2_1_fu_935_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        z_re_V <= ap_phi_mux_p_1_phi_fu_137_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_18_fu_525_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        F2_1_reg_1051 <= F2_1_fu_531_p2;
        tmp_19_reg_1059 <= tmp_19_fu_537_p2;
        tmp_20_reg_1065 <= tmp_20_fu_543_p2;
        tmp_21_reg_1071 <= tmp_21_fu_549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_259_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        F2_reg_969 <= F2_fu_265_p2;
        tmp_1_reg_989 <= tmp_1_fu_283_p2;
        tmp_9_reg_977 <= tmp_9_fu_271_p2;
        tmp_s_reg_983 <= tmp_s_fu_277_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_1_reg_1124 <= i_1_fu_745_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp5_reg_1095 <= icmp5_fu_588_p2;
        p_Val2_6_reg_1101 <= p_Val2_6_fu_654_p2;
        sel_tmp10_reg_1107 <= sel_tmp10_fu_660_p2;
        sh_amt_1_cast_reg_1076 <= sh_amt_1_cast_fu_560_p1;
        tmp_22_reg_1081 <= tmp_22_fu_564_p2;
        tmp_33_reg_1112 <= tmp_33_fu_665_p2;
        tmp_47_reg_1088 <= tmp_47_fu_569_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_reg_1013 <= icmp_fu_322_p2;
        p_Val2_5_reg_1019 <= p_Val2_5_fu_388_p2;
        sel_tmp6_reg_1025 <= sel_tmp6_fu_394_p2;
        sh_amt_cast_reg_994 <= sh_amt_cast_fu_294_p1;
        tmp_15_reg_1030 <= tmp_15_fu_399_p2;
        tmp_24_reg_1006 <= tmp_24_fu_303_p1;
        tmp_3_reg_999 <= tmp_3_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        isneg_1_reg_1034 <= p_Val2_23_fu_465_p1[32'd63];
        man_V_11_reg_1040 <= man_V_11_fu_517_p3;
        tmp_18_reg_1047 <= tmp_18_fu_525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        isneg_reg_952 <= p_Val2_s_fu_199_p1[32'd63];
        man_V_4_reg_958 <= man_V_4_fu_251_p3;
        tmp_7_reg_965 <= tmp_7_fu_259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_739_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_10_reg_1129 <= {{p_Val2_9_fu_759_p2[59:28]}};
        p_Val2_13_reg_1139 <= {{p_Val2_12_fu_791_p2[59:28]}};
        tmp_51_reg_1134 <= p_Val2_9_fu_759_p2[32'd27];
        tmp_52_reg_1144 <= p_Val2_12_fu_791_p2[32'd27];
        tmp_53_reg_1149[59 : 1] <= tmp_53_fu_837_p1[59 : 1];
        tmp_54_reg_1154 <= p_Val2_15_fu_831_p2[32'd27];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_34_reg_1116[59 : 28] <= tmp_34_fu_731_p3[59 : 28];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_739_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_7_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((tmp_15_reg_1030 == 1'd0)) begin
            ap_phi_mux_p_1_phi_fu_137_p6 = tmp_15_s_fu_451_p3;
        end else if ((tmp_15_reg_1030 == 1'd1)) begin
            ap_phi_mux_p_1_phi_fu_137_p6 = tmp_4_mux_fu_445_p3;
        end else begin
            ap_phi_mux_p_1_phi_fu_137_p6 = p_1_reg_133;
        end
    end else begin
        ap_phi_mux_p_1_phi_fu_137_p6 = p_1_reg_133;
    end
end

always @ (*) begin
    if (((tmp_18_reg_1047 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((tmp_33_reg_1112 == 1'd0)) begin
            ap_phi_mux_p_3_phi_fu_163_p6 = tmp_50_s_fu_717_p3;
        end else if ((tmp_33_reg_1112 == 1'd1)) begin
            ap_phi_mux_p_3_phi_fu_163_p6 = tmp_43_mux_fu_711_p3;
        end else begin
            ap_phi_mux_p_3_phi_fu_163_p6 = p_3_reg_159;
        end
    end else begin
        ap_phi_mux_p_3_phi_fu_163_p6 = p_3_reg_159;
    end
end

always @ (*) begin
    if ((((tmp_18_reg_1047 == 1'd0) & (tmp_33_reg_1112 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_18_reg_1047 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_33_reg_1112 == 1'd1)))) begin
        ap_phi_mux_p_Val2_8_phi_fu_150_p6 = p_2_fu_701_p3;
    end else begin
        ap_phi_mux_p_Val2_8_phi_fu_150_p6 = p_Val2_8_reg_146;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_739_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_195_p0 = im;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_195_p0 = re;
    end else begin
        grp_fu_195_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_739_p2 == 1'd1))) begin
        outp_ap_vld = 1'b1;
    end else begin
        outp_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((tmp_7_fu_259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((tmp_7_fu_259_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_18_fu_525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_739_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_531_p2 = (12'd1075 - tmp_16_fu_491_p1);

assign F2_fu_265_p2 = (12'd1075 - tmp_2_fu_225_p1);

assign OP1_V_1_fu_787_p1 = $signed(z_im_V);

assign OP1_V_fu_755_p1 = $signed(z_re_V);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign exitcond_fu_739_p2 = ((i_reg_184 == 9'd256) ? 1'b1 : 1'b0);

assign exp_tmp_V_1_fu_481_p4 = {{p_Val2_23_fu_465_p1[62:52]}};

assign exp_tmp_V_fu_215_p4 = {{p_Val2_s_fu_199_p1[62:52]}};

assign i_1_fu_745_p2 = (i_reg_184 + 9'd1);

assign icmp5_fu_588_p2 = ((tmp_48_fu_578_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_322_p2 = ((tmp_26_fu_312_p4 == 7'd0) ? 1'b1 : 1'b0);

assign isneg_1_fu_473_p3 = p_Val2_23_fu_465_p1[32'd63];

assign isneg_fu_207_p3 = p_Val2_s_fu_199_p1[32'd63];

assign man_V_10_fu_507_p1 = tmp_17_fu_499_p3;

assign man_V_11_fu_517_p3 = ((isneg_1_fu_473_p3[0:0] === 1'b1) ? man_V_6_fu_511_p2 : man_V_10_fu_507_p1);

assign man_V_1_fu_245_p2 = (54'd0 - man_V_fu_241_p1);

assign man_V_4_fu_251_p3 = ((isneg_fu_207_p3[0:0] === 1'b1) ? man_V_1_fu_245_p2 : man_V_fu_241_p1);

assign man_V_6_fu_511_p2 = (54'd0 - man_V_10_fu_507_p1);

assign man_V_fu_241_p1 = tmp_fu_233_p3;

assign outp = mandelbrot_float_fl_reg_172;

assign p_2_fu_701_p3 = ((sel_tmp11_fu_697_p2[0:0] === 1'b1) ? tmp_28_fu_670_p2 : sel_tmp9_fu_690_p3);

assign p_Val2_0_i_i_i1_fu_341_p3 = ((isneg_reg_952[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_Val2_0_i_i_i5_fu_607_p3 = ((isneg_1_reg_1034[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_Val2_11_fu_857_p2 = (tmp_35_fu_854_p1 + p_Val2_10_reg_1129);

assign p_Val2_12_fu_791_p0 = OP1_V_1_fu_787_p1;

assign p_Val2_12_fu_791_p1 = OP1_V_1_fu_787_p1;

assign p_Val2_12_fu_791_p2 = ($signed(p_Val2_12_fu_791_p0) * $signed(p_Val2_12_fu_791_p1));

assign p_Val2_14_fu_865_p2 = (tmp_36_fu_862_p1 + p_Val2_13_reg_1139);

assign p_Val2_15_fu_831_p0 = z_im_V;

assign p_Val2_15_fu_831_p1 = r_V_1_fu_815_p3;

assign p_Val2_15_fu_831_p2 = ($signed(p_Val2_15_fu_831_p0) * $signed(p_Val2_15_fu_831_p1));

assign p_Val2_16_fu_900_p2 = (tmp_53_reg_1149 + tmp_34_reg_1116);

assign p_Val2_17_fu_904_p4 = {{p_Val2_16_fu_900_p2[59:28]}};

assign p_Val2_18_fu_917_p2 = (tmp_41_fu_914_p1 + p_Val2_17_fu_904_p4);

assign p_Val2_1_fu_935_p2 = (p_Val2_2_reg_119 + p_Val2_s_8_fu_929_p2);

assign p_Val2_23_fu_465_p1 = grp_fu_195_p1;

assign p_Val2_3_fu_614_p3 = ((tmp_23_fu_572_p2[0:0] === 1'b1) ? tmp_49_fu_603_p1 : p_Val2_0_i_i_i5_fu_607_p3);

assign p_Val2_4_fu_348_p3 = ((tmp_5_fu_306_p2[0:0] === 1'b1) ? tmp_29_fu_337_p1 : p_Val2_0_i_i_i1_fu_341_p3);

assign p_Val2_5_fu_388_p2 = (tmp_14_fu_384_p1 + p_Val2_4_fu_348_p3);

assign p_Val2_6_fu_654_p2 = (tmp_32_fu_650_p1 + p_Val2_3_fu_614_p3);

assign p_Val2_9_fu_759_p0 = OP1_V_fu_755_p1;

assign p_Val2_9_fu_759_p1 = OP1_V_fu_755_p1;

assign p_Val2_9_fu_759_p2 = ($signed(p_Val2_9_fu_759_p0) * $signed(p_Val2_9_fu_759_p1));

assign p_Val2_s_8_fu_929_p2 = (p_Val2_11_fu_857_p2 - p_Val2_14_fu_865_p2);

assign p_Val2_s_fu_199_p1 = grp_fu_195_p1;

assign p_s_fu_435_p3 = ((sel_tmp7_fu_431_p2[0:0] === 1'b1) ? tmp_10_fu_404_p2 : sel_tmp3_fu_424_p3);

assign qb_1_fu_643_p3 = ((tmp_30_fu_622_p2[0:0] === 1'b1) ? isneg_1_reg_1034 : tmp_50_fu_636_p3);

assign qb_fu_377_p3 = ((tmp_12_fu_356_p2[0:0] === 1'b1) ? isneg_reg_952 : tmp_43_fu_370_p3);

assign r_V_1_fu_815_p3 = {{z_re_V}, {1'd0}};

assign r_V_fu_878_p2 = ($signed(tmp_38_fu_874_p1) + $signed(tmp_37_fu_870_p1));

assign sel_tmp10_fu_660_p2 = (($signed(F2_1_reg_1051) < $signed(12'd28)) ? 1'b1 : 1'b0);

assign sel_tmp11_fu_697_p2 = (sel_tmp10_reg_1107 & icmp5_reg_1095);

assign sel_tmp1_fu_414_p2 = (tmp_3_reg_999 ^ 1'd1);

assign sel_tmp2_fu_419_p2 = (tmp_9_reg_977 & sel_tmp1_fu_414_p2);

assign sel_tmp3_fu_424_p3 = ((sel_tmp2_fu_419_p2[0:0] === 1'b1) ? p_Val2_5_reg_1019 : sel_tmp_fu_408_p3);

assign sel_tmp4_fu_674_p3 = ((tmp_22_reg_1081[0:0] === 1'b1) ? tmp_47_reg_1088 : 32'd0);

assign sel_tmp5_fu_680_p2 = (tmp_22_reg_1081 ^ 1'd1);

assign sel_tmp6_fu_394_p2 = (($signed(F2_reg_969) < $signed(12'd28)) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_431_p2 = (sel_tmp6_reg_1025 & icmp_reg_1013);

assign sel_tmp8_fu_685_p2 = (tmp_19_reg_1059 & sel_tmp5_fu_680_p2);

assign sel_tmp9_fu_690_p3 = ((sel_tmp8_fu_685_p2[0:0] === 1'b1) ? p_Val2_6_reg_1101 : sel_tmp4_fu_674_p3);

assign sel_tmp_fu_408_p3 = ((tmp_3_reg_999[0:0] === 1'b1) ? tmp_24_reg_1006 : 32'd0);

assign sh_amt_1_cast_fu_560_p1 = $signed(sh_amt_1_fu_555_p3);

assign sh_amt_1_fu_555_p3 = ((tmp_19_reg_1059[0:0] === 1'b1) ? tmp_20_reg_1065 : tmp_21_reg_1071);

assign sh_amt_cast_fu_294_p1 = $signed(sh_amt_fu_289_p3);

assign sh_amt_fu_289_p3 = ((tmp_9_reg_977[0:0] === 1'b1) ? tmp_s_reg_983 : tmp_1_reg_989);

assign tmp_10_fu_404_p2 = tmp_24_reg_1006 << sh_amt_cast_reg_994;

assign tmp_11_fu_229_p1 = p_Val2_s_fu_199_p1[51:0];

assign tmp_12_fu_356_p2 = (($signed(tmp_s_reg_983) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign tmp_13_fu_361_p2 = ($signed(12'd4067) + $signed(F2_reg_969));

assign tmp_14_fu_384_p1 = qb_fu_377_p3;

assign tmp_15_fu_399_p2 = (($signed(F2_reg_969) > $signed(12'd27)) ? 1'b1 : 1'b0);

assign tmp_15_s_fu_451_p3 = ((icmp_reg_1013[0:0] === 1'b1) ? tmp_10_fu_404_p2 : 32'd0);

assign tmp_16_fu_491_p1 = exp_tmp_V_1_fu_481_p4;

assign tmp_17_cast_fu_366_p1 = $signed(tmp_13_fu_361_p2);

assign tmp_17_fu_499_p3 = {{1'd1}, {tmp_46_fu_495_p1}};

assign tmp_18_fu_525_p2 = ((tmp_44_fu_469_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_19_fu_537_p2 = (($signed(F2_1_fu_531_p2) > $signed(12'd28)) ? 1'b1 : 1'b0);

assign tmp_1_fu_283_p2 = (12'd28 - F2_fu_265_p2);

assign tmp_20_fu_543_p2 = ($signed(12'd4068) + $signed(F2_1_fu_531_p2));

assign tmp_21_fu_549_p2 = (12'd28 - F2_1_fu_531_p2);

assign tmp_22_fu_564_p2 = ((F2_1_reg_1051 == 12'd28) ? 1'b1 : 1'b0);

assign tmp_23_fu_572_p2 = ((sh_amt_1_fu_555_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_24_fu_303_p1 = man_V_4_reg_958[31:0];

assign tmp_25_fu_594_p1 = $unsigned(sh_amt_1_cast_fu_560_p1);

assign tmp_26_fu_312_p4 = {{sh_amt_fu_289_p3[11:5]}};

assign tmp_27_fu_598_p2 = $signed(man_V_11_reg_1040) >>> tmp_25_fu_594_p1;

assign tmp_28_fu_670_p2 = tmp_47_reg_1088 << sh_amt_1_cast_reg_1076;

assign tmp_29_fu_337_p1 = tmp_6_fu_332_p2[31:0];

assign tmp_2_fu_225_p1 = exp_tmp_V_fu_215_p4;

assign tmp_30_fu_622_p2 = (($signed(tmp_20_reg_1065) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign tmp_31_fu_627_p2 = ($signed(12'd4067) + $signed(F2_1_reg_1051));

assign tmp_32_fu_650_p1 = qb_1_fu_643_p3;

assign tmp_33_fu_665_p2 = (($signed(F2_1_reg_1051) > $signed(12'd27)) ? 1'b1 : 1'b0);

assign tmp_34_fu_731_p3 = {{ap_phi_mux_p_Val2_8_phi_fu_150_p6}, {28'd0}};

assign tmp_35_fu_854_p1 = tmp_51_reg_1134;

assign tmp_36_fu_862_p1 = tmp_52_reg_1144;

assign tmp_37_fu_870_p1 = $signed(p_Val2_11_fu_857_p2);

assign tmp_38_fu_874_p1 = $signed(p_Val2_14_fu_865_p2);

assign tmp_39_fu_884_p2 = (($signed(r_V_fu_878_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign tmp_3_fu_298_p2 = ((F2_reg_969 == 12'd28) ? 1'b1 : 1'b0);

assign tmp_40_fu_894_p2 = (mandelbrot_float_fl_reg_172 + tmp_76_cast_fu_890_p1);

assign tmp_41_fu_914_p1 = tmp_54_reg_1154;

assign tmp_43_fu_370_p3 = man_V_4_reg_958[tmp_17_cast_fu_366_p1];

assign tmp_43_mux_fu_711_p3 = ((tmp_22_reg_1081[0:0] === 1'b1) ? tmp_47_reg_1088 : p_Val2_6_reg_1101);

assign tmp_44_fu_469_p1 = p_Val2_23_fu_465_p1[62:0];

assign tmp_46_fu_495_p1 = p_Val2_23_fu_465_p1[51:0];

assign tmp_47_fu_569_p1 = man_V_11_reg_1040[31:0];

assign tmp_48_fu_578_p4 = {{sh_amt_1_fu_555_p3[11:5]}};

assign tmp_49_fu_603_p1 = tmp_27_fu_598_p2[31:0];

assign tmp_4_fu_203_p1 = p_Val2_s_fu_199_p1[62:0];

assign tmp_4_mux_fu_445_p3 = ((tmp_3_reg_999[0:0] === 1'b1) ? tmp_24_reg_1006 : p_Val2_5_reg_1019);

assign tmp_50_fu_636_p3 = man_V_11_reg_1040[tmp_52_cast_fu_632_p1];

assign tmp_50_s_fu_717_p3 = ((icmp5_reg_1095[0:0] === 1'b1) ? tmp_28_fu_670_p2 : 32'd0);

assign tmp_52_cast_fu_632_p1 = $signed(tmp_31_fu_627_p2);

assign tmp_53_fu_837_p1 = p_Val2_15_fu_831_p2[59:0];

assign tmp_5_fu_306_p2 = ((sh_amt_fu_289_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_6_fu_332_p2 = $signed(man_V_4_reg_958) >>> tmp_8_fu_328_p1;

assign tmp_76_cast_fu_890_p1 = tmp_39_fu_884_p2;

assign tmp_7_fu_259_p2 = ((tmp_4_fu_203_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_328_p1 = $unsigned(sh_amt_cast_fu_294_p1);

assign tmp_9_fu_271_p2 = (($signed(F2_fu_265_p2) > $signed(12'd28)) ? 1'b1 : 1'b0);

assign tmp_fu_233_p3 = {{1'd1}, {tmp_11_fu_229_p1}};

assign tmp_s_fu_277_p2 = ($signed(12'd4068) + $signed(F2_fu_265_p2));

always @ (posedge ap_clk) begin
    tmp_34_reg_1116[27:0] <= 28'b0000000000000000000000000000;
    tmp_53_reg_1149[0] <= 1'b0;
end

endmodule //mandelbrot
