## 

第一章 介绍

### Design Challenges in Nanoscale Era
TTL  
MOSFET  
CMOS  
The Moore's Law，1965  
一组设计规则定义最基本的要素是最小线宽，一个工艺的最小线宽设为$2\lambda$，例如$0.25\mu m$工艺（即最小线宽为$0.25\mu m$的工艺），$\lambda=0.125\mu m$。  
ITRS: Internaional Technology Roadmap for Semiconductors

#### **Principle complexity sources：**
* Large chip size：
	* Density：百万门级M Gate-equivalent，十亿门级B Gate-equivalent。
	* Gate-equivalent（等效门）: Corresponds to a two-input NAND gate, 是描述与制造技术无关的电路设计的复杂程度的基本单位。
	* Feature size λ : Roughly half the length of the smallest transistor imprinted on an IC.
> A gate equivalent (GE) stands for a unit of measure which allows specifying manufacturing-technology-independent complexity of digital electronic circuits. For today's CMOS technologies, the silicon area of a two-input drive-strength-one NAND gate usually constitutes the technology-dependent unit area commonly referred to as gate equivalent. A specification in gate equivalents for a certain circuit reflects a complexity measure, from which a corresponding silicon area can be deduced for a dedicated manufacturing technology.
> In digital circuit design, a dedicated standard cell library is employed for each manufacturing technology (e.g., CMOS). The standard cell library comprises many different logic gates, for example a NAND gate. For each logical type of logic gate, e.g., a two-input NAND, there usually exist different physical realizations in the standard cell library, for instance with different output drive strengths.
> Basically, a two-input drive-strength-one NAND gate in CMOS technology consists of four transistors. If higher output drive strength is required, an additional output driver stage of four transistors is added.

> Smallest Half -Pitch of contacted Metal 1 lines [lowest metal in that process] that can be feasible/allowed in the fabrication process. VLSI fabs, companies use this term as a parameter to measure/denote the advancement in fabrication process.
> ![img](https://qph.fs.quoracdn.net/main-qimg-e293aece3e4b62c6c51a9047baf2aed8.webp)

Y-Chart  representation refers to a way to describe a chip in the domains of function, structure and geometry. 
Behavioral (Functional) Representation (BR)![image-20211211143103844](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211143103844.png)

行为表示黑箱设计，描述了输出和输入与时间的关系，这个黑箱行为没有表示出几何信息或者结构信息，行为用表格、数学或者算法的形式来描述。
Structural Representation (SR)![image-20211211143322057](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211143322057.png)

一个黑箱被表示成部件和联系的集合，充当了功能表示和几何表示的桥梁。通过匹配功能表示和在设计空间的许多限制下的一系列部件和联系来生成。没有参数（尺寸和位置）这些物理信息被包含。
Geometrical/Physical Representation (GR)![image-20211211143455831](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211143455831.png)

详细阐述了硅衬底或者板上的每个部件、端口、连接的尺寸和位置。
几何形状表示硅表明上的扩散区、多晶硅区和金属区域。
它包含版图文件上的掩膜信息，这个文件被用来制作集成电路，它是设计抽象的最低层次。

Sub-Types of Behavioral Descriptions
(1) Algorithmic description:
      It is a behavioral description in which the procedure defining the I/O response is not meant to imply any particular physical implementation. The description is often conducted through the algorithmic path of the component.
(2)  Dataflow description: 
      It is also a behavioral description in which the data dependencies in the description match those in the real implementation.

### Y-Chart-Based Structured Design Concept

#### The Abstraction Hierarchy

![image-20211122140705158](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211122140705158.png)

![image-20211211155225611](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211155225611.png)

1. Basic Definitions

   * Behavioral domain: A domain in which a component is described by defining its input / output response. 
   
   * Structural domain: A domain in which a component is described in terms of an interconnection of more primitive components.
   
   * Physical domain: A domain in which a component is described by geometric shapes.一个域，其中组件由几何形状描述。
   
   * Abstraction hierarchy: A set of interrelated representation levels that  allow a system to be represented in varying amounts of detail.
   
   * Computational step: Data processing time (one or more clock cycles) between two successive input/output events, or two synchronous同步的 points.
   
     

![image-20211211144954751](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211144954751.png)

![image-20211211145051532](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211145051532.png)

![image-20211211145349867](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211145349867.png)

![image-20211211150003348](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211150003348.png)

![image-20211211145523720](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211145523720.png)

![](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211145534736.png)

逻辑综合：综合是一个转换，从RTL级的行为描述或者说数据流描述（是一种行为描述）转成结构域的门级表示。

RTL级的行为域的主要设计方法是有限状态机的表示
![image-20211208112932680](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211208112932680.png)

![image-20211211150914152](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211150914152.png)

![image-20211211150955789](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211150955789.png)

![image-20211211151114903](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211151114903.png)

![image-20211211151325544](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211151325544.png)

![image-20211211151709322](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211151709322.png)

![image-20211211153549056](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211153549056.png)

![image-20211211153729488](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211153729488.png)

![image-20211211153852278](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211153852278.png)

![image-20211211154113516](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211154113516.png)

![image-20211211154355629](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211154355629.png)

![image-20211211154507066](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211154507066.png)

![image-20211211154740998](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211211154740998.png)







# 第二章 器件

![image-20211204141100681](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211204141100681.png)
数字集成电路中所有二极管都是反向偏置的，仅关注在二极管反向偏置情况下影响二极管动态响应的因素——耗尽区电荷。
二极管的总电荷是中性的，因此施主和受主电荷的总数是相等的。

![image-20211204145526169](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211204145526169.png)

![image-20211204145834112](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211204145834112.png)

![image-20211204150550630](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211204150550630.png)

![image-20211212225143934](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212225143934.png)

![image-20211212225702836](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212225702836.png)

![image-20211212225747574](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212225747574.png)

![image-20211206105554969](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206105554969.png)

![image-20211206110209289](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206110209289.png)

![image-20211212230059562](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212230059562.png)

![image-20211206110753925](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206110753925.png)

![image-20211206111414004](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206111414004.png)

![image-20211206111918690](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206111918690.png)

![image-20211206112125471](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206112125471.png)

![image-20211206113202700](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206113202700.png)

![image-20211206113642160](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206113642160.png)

![image-20211206113658329](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206113658329.png)

![image-20211206115634363](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206115634363.png)

![image-20211206115649750](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211206115649750.png)

![image-20211207092950555](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207092950555.png)

![image-20211207093913805](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207093913805.png)

![image-20211207094301665](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207094301665.png)

![image-20211207095714730](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207095714730.png)

# 第四章 CMOS反相器

无比逻辑：逻辑电平与器件的相对尺寸无关。
有比逻辑：逻辑电平由组成逻辑的晶体管的相对尺寸决定。
CMOS反相器的VTC（电压传输特性）具有非常窄的过渡区，NMOS、PMOS同时导通且处于饱和状态。
CMOS反相器的输出电容$C_L$包括NMOS和PMOS管的漏扩散电容、连线电容以及扇出门的输入电容。
如由低到高的过渡，门的响应时间是通过导通电阻$R_p$充电输出电容$C_L$所需要的时间决定的。电路的传播延时正比于时间常数$R_pC_L$，一个快速门的设计通过减小输出电容或者减小晶体管的导通电阻实现的。可以通过加大器件的W/L比实现。

![image-20211207105023432](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207105023432.png)

![image-20211207105053756](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207105053756.png)

![image-20211207105105579](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207105105579.png)

改变$W_p$对$W_n$比值的影响使VTC的过渡区平移。增加PMOS或NMOS宽度使$V_M$分别移向$V_{DD}$或$GND$。

$V_{IH}$和$V_{IL}$是$\frac{dV_{out}}{dV_{in}}=-1$反相器的工作点。

![image-20211207110124300](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207110124300.png)

![image-20211207111431240](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207111431240.png)

![image-20211207111441996](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207111441996.png)

CMOS反相器的负载电容$C_L$包括栅漏电容$C_{gd12}$、扩散电容$C_{db1}$和$C_{db2}$（漏和体之间的电容来自反向偏置的pn结）、连线电容$C_w$、扇出的栅电容$C_{g3}$和$C_{g4}$。
负载电容几乎平均分配在两部分：

* 本征电容：扩散电容和覆盖电容；
* 外部负载电容：连线电容和扇出的栅电容（导线和门引起的电容）；

![image-20211207160519955](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207160519955.png)

![image-20211207160536099](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207160536099.png)

从设计角度考虑传播延时：

* NMOS与PMOS的比
  * 考虑VTC对称性和传播延时相等$\beta=2.4$
  * 考虑反相器的最小延时：$\beta=1.6$
  * 减小反相器PMOS的宽度来加快反相器的速度。
  * 令人惊奇的结果是：当以对称性及噪声容限为代价时，较小的器件尺寸得到了较快的设计。

* 考虑性能时反相器尺寸的确定

  * 尺寸放大系数S是反相器的晶体管尺寸与参考门的晶体管尺寸的比值
  * 本征延时$t_{p0}$与门的尺寸无关
  * 使S无穷大将达到最大可能的性能改善，因为这消除了任何外部负载的影响，使延时减小到只有本征延时。

* 确定反相器链的尺寸

  ![image-20211207165213865](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207165213865.png)

* 选择反相器链的正确级数

  ![image-20211207165458284](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207165458284.png)

  ![image-20211207165804600](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207165804600.png)

  ![image-20211207165928758](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207165928758.png)

  ![image-20211207170216703](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207170216703.png)

  **由最优的扇出$f$，求反相器链的级数。**

  ![image-20211207170726902](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207170726902.png)

* 输入信号的上升/下降时间、输入信号斜率
* 存在（长）互连线时的延时

静态CMOS电路在稳态工作时几乎没有静态功耗，对CMOS电路功耗起支配作用的是由充电和放电电容引起的动态功耗。

动态功耗：

* **由充放电电容引起的动态功耗**
  * 充电时，$C_L$被充电荷$C_LV_{DD}$，电源提供的能量一半存放在$C_L$上，一半被PMOS管消耗，与PMOS的尺寸无关；放电时，电容能量消耗在NMOS上，与NMOS的尺寸无关。
  * 改变器件尺寸并降低电源电压是减小能耗的有效方法。
  * 在最优值之外过多地增加晶体管尺寸会付出较大的能量代价。
  * 考虑能量时的最优尺寸系数小于考虑性能时的最优尺寸系数。
  * ![image-20211207193806372](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211207193806372.png)
* **直流通路电流引起的功耗**
  * 短路电流功耗通过使输入信号和输出信号的上升/下降时间匹配来达到最小。

静态功耗：

* 阈值电压降低，器件性能提高，但静态功耗也增加了。降低电源电压同时保持阈值电压不变会造成性能的严重损失，特别是$V_{DD}$接近$2V_T$，此时只有降低器件的阈值电压。但阈值电压降低，亚阈值电流增大，使得亚阈值导电成为静态功耗的主要来源。

综合考虑：
功耗—延时积PDP代表每次开关消耗的能量/每操作的能量损耗，是能量的度量。
$E_{av}$是每个翻转周期消耗的能量。
能量—延时积EDP是综合考虑性能和能量的度量。较高的电源电压能够减少延时，但会增加功耗；较低的电源电压增加延时，但会减小功耗。能够求得同时优化性能和能耗的最优电源电压。

# 第五章 CMOS组合逻辑门

静态电路：输出任何时候通过一个低阻路径连到电源或地，不是悬空的，此刻的输出是实现的布尔函数值。对于每一种输入组合，总存在一条连到$V_{DD}$或者$GND$的通路，但绝不会同时连到二者。
动态电路：信号暂时存放在高阻抗电路节点的电容上。
有比逻辑：电路输出端的电压摆幅和门的总体功能取决于PMOS和NMOS的尺寸比，有比逻辑试图减少实现一个给定逻辑功能所需要的晶体管数目，但降低了稳定性和额外功耗。
差分逻辑：一个差分门要求每一个输入都具有互补的形式，同时也产生互补的输出。
传输管的输出端不应当驱动另一个门的栅端口，以避免多次阈值损失

# 第六章 CMOS时序逻辑门设计

![image-20211212205751470](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212205751470.png)

![image-20211212210531331](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212210531331.png)

![image-20211212205811944](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212205811944.png)

![image-20211212205858492](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212205858492.png)

![image-20211212205929928](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212205929928.png)

![image-20211212210236657](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212210236657.png)

![image-20211212210601564](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212210601564.png)

![image-20211212211044940](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212211044940.png)

![image-20211212211307102](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212211307102.png)

![image-20211212212108795](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212212108795.png)

![image-20211212212125507](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212212125507.png)

![image-20211212212150118](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212212150118.png)

![image-20211212212444440](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212212444440.png)



# 第七章基于阵列的实现

![image-20211212140943709](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212140943709.png)

![image-20211212141002914](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212141002914.png)

![image-20211212141012478](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212141012478.png)

![image-20211212142005039](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212142005039.png)

![image-20211212142045184](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212142045184.png)

![image-20211212142224577](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212142224577.png)

![image-20211212142302274](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212142302274.png)

![image-20211212142540674](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212142540674.png)

![image-20211212142551313](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212142551313.png)

![image-20211212142642910](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212142642910.png)

![image-20211212142809232](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212142809232.png)

![image-20211212143954636](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212143954636.png)

![image-20211212143800085](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212143800085.png)

![image-20211212143814239](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212143814239.png)

![image-20211212144007518](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212144007518.png)

![image-20211212144219895](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212144219895.png)

![image-20211212144306389](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212144306389.png)

![image-20211212144518650](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212144518650.png)

![image-20211212144737918](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212144737918.png)

![image-20211212144922704](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212144922704.png)

![image-20211212145055037](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212145055037.png)

![image-20211212145158101](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212145158101.png)

![image-20211212145757216](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212145757216.png)



# 第八章 基本VHDL建模技术

![image-20211212151124789](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212151124789.png)

![image-20211212151141032](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212151141032.png)

![image-20211212153314685](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212153314685.png)

![image-20211212152041879](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212152041879.png)
![image-20211212153917474](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212153917474.png)

![image-20211212154210736](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212154210736.png)

![image-20211212154437711](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212154437711.png)

![image-20211212154526546](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212154526546.png)

![image-20211212154800033](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212154800033.png)

![image-20211212154910831](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212154910831.png)

![image-20211212154957432](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212154957432.png)

![image-20211212155556814](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212155556814.png)

![image-20211212155752288](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212155752288.png)

![image-20211212155806282](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212155806282.png)

![image-20211212155818860](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212155818860.png)

![image-20211212160032067](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212160032067.png)

![image-20211212160120586](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212160120586.png)

![image-20211212160152873](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212160152873.png)

![image-20211212160253444](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212160253444.png)

![image-20211212160409785](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212160409785.png)

![image-20211212160513174](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212160513174.png)

![image-20211212161112342](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212161112342.png)





![image-20211212162737807](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212162737807.png)

![image-20211212162810796](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212162810796.png)

![image-20211212162945067](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212162945067.png)

![image-20211212163154307](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212163154307.png)

![image-20211212165558847](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212165558847.png)

![image-20211212165728057](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212165728057.png)

![image-20211212170021485](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212170021485.png)

![image-20211212170131113](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212170131113.png)

![image-20211212170655859](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212170655859.png)

考点：仿真模型和综合模型的五个区别：
1、仿真模型认立即赋值，综合模型忽略立即赋值；
2、仿真认延时信号赋值语句中after子句后面的延时，综合忽略after后面的延时；
3、许多综合工具忽略进程的敏感表，综合工具通常不支持wait语句和信号赋值语句的after语句。
4、对不完整敏感表，综合软件电路是一样的，仿真波形可能不一样，综合一样，仿真是不一样的。
5、**Note** that Synthesis tools usually do not support ‘U’, ‘X’ and ‘W’ values of std_ulogic or std_logic, but simulation tools do.综合工具不支持九值逻辑中的UXW，仿真支持。

# 第九章 Combinational and Sequential

![image-20211212175017765](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212175017765.png)

![image-20211212175104866](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212175104866.png)

![image-20211212175116516](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212175116516.png)

![image-20211212175411749](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212175411749.png)

![image-20211212175455654](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212175455654.png)

![image-20211212175528177](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212175528177.png)

![image-20211212180133527](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180133527.png)

![image-20211212180143933](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180143933.png)

![image-20211212180213707](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180213707.png)

![image-20211212180253542](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180253542.png)

![image-20211212180334243](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180334243.png)

![image-20211212180508998](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180508998.png)

![image-20211212180521214](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180521214.png)

![image-20211212180622270](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180622270.png)

![image-20211212180735487](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180735487.png)

![image-20211212180912152](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212180912152.png)

![image-20211212181122040](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212181122040.png)

![image-20211212181202750](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212181202750.png)

![image-20211212181310066](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212181310066.png)

![image-20211212181347792](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212181347792.png)

![image-20211212182235712](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212182235712.png)

![image-20211212182251151](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212182251151.png)

![image-20211212182853153](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212182853153.png)

![image-20211212183347406](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212183347406.png)

![image-20211212200003616](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200003616.png)

![image-20211212200011977](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200011977.png)

![image-20211212200023126](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200023126.png)

![image-20211212200031764](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200031764.png)

![image-20211212200040872](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200040872.png)

![image-20211212200049490](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200049490.png)

![image-20211212200057807](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200057807.png)

![image-20211212200106063](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200106063.png)

![image-20211212200139815](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200139815.png)

![image-20211212200125964](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200125964.png)

# 第十章 Register Transfer Level Design: FSM

![image-20211212200508557](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212200508557.png)

![image-20211212201028544](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212201028544.png)

![image-20211212201332714](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212201332714.png)

![image-20211212201429865](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212201429865.png)

![image-20211212202050673](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212202050673.png)

![image-20211212202059469](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212202059469.png)

![image-20211212203740630](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212203740630.png)

![image-20211212204201006](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212204201006.png)

![image-20211212204213006](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212204213006.png)

![image-20211212202136859](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212202136859.png)

![image-20211212202159114](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212202159114.png)

![image-20211212202220118](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212202220118.png)

![image-20211212202241916](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212202241916.png)

![image-20211212202255246](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212202255246.png)

![image-20211212202303393](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211212202303393.png)



# 考点



宏单元的原理、工作过程及特点



![image-20211205101826013](C:\Users\wangweiying\AppData\Roaming\Typora\typora-user-images\image-20211205101826013.png)
输入数据边沿太靠近时钟边沿，进入亚稳定状态，导致输出的0/1状态不确定

由代码画逻辑电路

综合：从行为描述变成结构描述
