{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587341447026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587341447037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 08:10:46 2020 " "Processing started: Mon Apr 20 08:10:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587341447037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341447037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341447038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587341450440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587341450441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.sv 1 1 " "Found 1 design units, including 1 entities, in source file score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_keep " "Found entity 1: score_keep" {  } { { "Score.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/Score.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "lab8_soc/synthesis/lab8_soc.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465735 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587341465827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587341465828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465834 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_003 " "Found entity 2: lab8_soc_mm_interconnect_0_router_003" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587341465842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587341465843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465851 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587341465858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587341465859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465864 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_001 " "Found entity 2: lab8_soc_mm_interconnect_0_router_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587341465871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587341465882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465888 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341465977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341465977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466010 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466010 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab8_soc_sdram_pll_altpll_lqa2" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466010 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466038 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_data " "Found entity 1: lab8_soc_otg_hpi_data" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_cs " "Found entity 1: lab8_soc_otg_hpi_cs" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_address " "Found entity 1: lab8_soc_otg_hpi_address" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_keycode " "Found entity 1: lab8_soc_keycode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_keycode.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466359 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466359 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466359 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466359 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587341466415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.sv 1 1 " "Found 1 design units, including 1 entities, in source file final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin " "Found entity 1: coin" {  } { { "coin.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341466486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341466486 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587341466510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587341466510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587341466510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587341466512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587341467516 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "is_board 0 final.sv(55) " "Net \"is_board\" at final.sv(55) has no driver or initial value, using a default initial value '0'" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1587341467519 "|lab8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "is_score 0 final.sv(56) " "Net \"is_score\" at final.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1587341467519 "|lab8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "final.sv" "hpi_io_inst" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341467565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc lab8_soc:nios_system " "Elaborating entity \"lab8_soc\" for hierarchy \"lab8_soc:nios_system\"" {  } { { "final.sv" "nios_system" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341467598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab8_soc_jtag_uart_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "jtag_uart_0" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341467680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_w lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_w" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341467713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "wfifo" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341468315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341468340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341468340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341468340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341468340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341468340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341468340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341468340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341468340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341468340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341468340 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341468340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341468489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341468489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341468501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341468585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341468585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341468613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341468687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341468687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341468710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341468843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341468843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341468878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341469031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341469031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341469053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341469166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341469166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341469189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_r lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_r" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341469309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "lab8_soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341470020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341470068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341470068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341470068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341470068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341470068 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341470068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341471085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341471382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_keycode lab8_soc:nios_system\|lab8_soc_keycode:keycode " "Elaborating entity \"lab8_soc_keycode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_keycode:keycode\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "keycode" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341471513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab8_soc_nios2_gen2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "nios2_gen2_0" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341471544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "cpu" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341471584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_test_bench lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_test_bench" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341471769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_a_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341471844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341472327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341472355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341472355 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341472355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341472566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341472566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341472576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_b_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341472732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341472920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341472982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473168 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341473168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_break lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_im lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_ocimem lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341473982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341473982 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341473982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341474196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341474196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341474211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341474344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_tck lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341474378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341474526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341474808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341474832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341474832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341474832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341474832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341474832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341474832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341474832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341474832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341474832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341474832 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341474832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341474892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341474921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341474964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341475041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_onchip_memory2_0 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab8_soc_onchip_memory2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "onchip_memory2_0" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341475135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341475195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341475242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab8_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab8_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341475242 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341475242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sqg1 " "Found entity 1: altsyncram_sqg1" {  } { { "db/altsyncram_sqg1.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/altsyncram_sqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341475471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341475471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sqg1 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated " "Elaborating entity \"altsyncram_sqg1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341475481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_address lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab8_soc_otg_hpi_address\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_address" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341476831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_cs lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab8_soc_otg_hpi_cs\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_cs" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341476862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_data lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab8_soc_otg_hpi_data\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_data" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341476893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram lab8_soc:nios_system\|lab8_soc_sdram:sdram " "Elaborating entity \"lab8_soc_sdram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sdram" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341476971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_input_efifo_module lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module " "Elaborating entity \"lab8_soc_sdram_input_efifo_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "the_lab8_soc_sdram_input_efifo_module" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab8_soc_sdram_pll\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sdram_pll" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_stdsync_sv6 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab8_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "stdsync2" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_dffpipe_l2c lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab8_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "dffpipe3" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_altpll_lqa2 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab8_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "sd1" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sysid_qsys_0 lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab8_soc_sysid_qsys_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sysid_qsys_0" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "mm_interconnect_0" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341477996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341478929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab8_soc_mm_interconnect_0_router\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_001" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_002" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_003" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341479988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "crosser" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341480940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_irq_mapper lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab8_soc_irq_mapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "irq_mapper" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller_001" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller_002" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "final.sv" "vga_clk_instance" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341481984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341481984 ""}  } { { "vga_clk.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341481984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341482209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341482209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341482231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "final.sv" "vga_controller_instance" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341482353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin coin:coin_instance " "Elaborating entity \"coin\" for hierarchy \"coin:coin_instance\"" {  } { { "final.sv" "coin_instance" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341482402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 coin.sv(145) " "Verilog HDL assignment warning at coin.sv(145): truncated value with size 16 to match size of target (10)" {  } { { "coin.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587341483887 "|lab8|coin:coin_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "final.sv" "color_instance" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341484132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "final.sv" "hex_inst_0" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341484161 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587341486999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.20.08:11:33 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl " "2020.04.20.08:11:33 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341493448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341498872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341499162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341506802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341507007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341507210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341507445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341507456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341507464 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587341508214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld72322c81/alt_sld_fab.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/ip/sld72322c81/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341508715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341508715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341508865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341508865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341508899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341508899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341508997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341508997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341509125 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341509125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341509125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341509233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341509233 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1587341514331 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1587341514331 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "coin:coin_instance\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"coin:coin_instance\|Mult3\"" {  } { { "coin.sv" "Mult3" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587341516640 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "coin:coin_instance\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"coin:coin_instance\|Mult4\"" {  } { { "coin.sv" "Mult4" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587341516640 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "coin:coin_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"coin:coin_instance\|Mult0\"" {  } { { "coin.sv" "Mult0" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587341516640 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "coin:coin_instance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"coin:coin_instance\|Mult1\"" {  } { { "coin.sv" "Mult1" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587341516640 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587341516640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "coin:coin_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"coin:coin_instance\|lpm_mult:Mult3\"" {  } { { "coin.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341517115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "coin:coin_instance\|lpm_mult:Mult3 " "Instantiated megafunction \"coin:coin_instance\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517115 ""}  } { { "coin.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341517115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/mult_p5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587341517329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341517329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "coin:coin_instance\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"coin:coin_instance\|lpm_mult:Mult4\"" {  } { { "coin.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341517469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "coin:coin_instance\|lpm_mult:Mult4 " "Instantiated megafunction \"coin:coin_instance\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587341517469 ""}  } { { "coin.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/coin.sv" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587341517469 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587341518929 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 442 -1 0 } } { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 352 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 398 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 266 -1 0 } } { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587341519326 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1587341519327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587341521544 "|lab8|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587341521544 "|lab8|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587341521544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341522069 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587341525716 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341525870 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1587341525870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.map.smsg " "Generated suppressed messages file D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341527642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587341533326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587341533326 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587341534243 "|lab8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587341534243 "|lab8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587341534243 "|lab8|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587341534243 "|lab8|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587341534243 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4166 " "Implemented 4166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587341534244 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587341534244 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1587341534244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3879 " "Implemented 3879 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587341534244 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587341534244 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1587341534244 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1587341534244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587341534244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587341534567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 08:12:14 2020 " "Processing ended: Mon Apr 20 08:12:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587341534567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587341534567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587341534567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587341534567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1587341538796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587341538815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 08:12:17 2020 " "Processing started: Mon Apr 20 08:12:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587341538815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1587341538815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1587341538815 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1587341539271 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1587341539272 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1587341539272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587341539607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587341539609 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587341539678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587341539775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587341539775 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1587341539891 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1587341539891 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1587341539899 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1587341539899 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1587341539899 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587341540345 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587341540378 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587341542012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587341542012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587341542012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587341542012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587341542012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587341542012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587341542012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587341542012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587341542012 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1587341542012 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 10029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587341542032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 10031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587341542032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 10033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587341542032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 10035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587341542032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 10037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587341542032 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1587341542032 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587341542037 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1587341542885 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The input ports of the PLL lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 ARESET " "PLL lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1587341543971 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1587341543971 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 114 0 0 } } { "db/vga_clk_altpll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1587341543991 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587341544712 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1587341544712 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587341544763 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587341544775 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587341544781 ""}
{ "Info" "ISTA_SDC_FOUND" "final.sdc " "Reading SDC File: 'final.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587341544812 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1587341544813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 50 m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at final.sdc(50): m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 50 m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at final.sdc(50): m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544815 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at final.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544816 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at final.sdc(50): Argument -source is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 51 m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at final.sdc(51): m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544817 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at final.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544817 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at final.sdc(51): Argument -source is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 70 m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at final.sdc(70): m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544819 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544819 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544820 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544820 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544821 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544821 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544822 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544822 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544823 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544824 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544824 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544824 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544825 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544826 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544826 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544827 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544827 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544828 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544828 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544829 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544830 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544830 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544830 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544831 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544832 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544832 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544833 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544833 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544834 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544834 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544835 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544835 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544836 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544836 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544837 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544837 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544838 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544839 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544840 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544840 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544841 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544842 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544842 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544842 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544843 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544843 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544844 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544844 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544845 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544846 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544846 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544846 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544847 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544848 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544848 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544849 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544849 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544850 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544850 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544851 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544852 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544852 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544853 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544853 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544855 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544855 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544856 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544857 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544858 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544858 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544859 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544860 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544861 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544861 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544862 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544862 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544863 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544863 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544864 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544864 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544865 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544866 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544866 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544867 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544867 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544868 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544868 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544869 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544869 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544870 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544870 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544871 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544872 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544872 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544873 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544873 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544874 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544874 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544875 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544875 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544876 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544876 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544877 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544877 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544878 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544878 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544879 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544879 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544880 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544881 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544881 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544882 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544883 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544883 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544884 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544884 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544885 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544885 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544886 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544886 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544887 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 229 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final.sdc(229): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 229 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at final.sdc(229): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 229 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(229): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544891 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 229 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(229): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 230 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final.sdc(230): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 230 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at final.sdc(230): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 230 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(230): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544895 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 230 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(230): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 231 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final.sdc(231): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 231 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at final.sdc(231): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 231 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(231): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544900 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 231 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(231): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 232 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final.sdc(232): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 232 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at final.sdc(232): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 232 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(232): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544906 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 232 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(232): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 233 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final.sdc(233): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 233 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(233): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544910 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 233 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(233): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 234 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at final.sdc(234): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 234 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(234): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544912 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 234 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(234): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 235 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at final.sdc(235): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 235 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(235): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544915 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 236 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at final.sdc(236): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587341544919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 236 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(236): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341544919 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587341544919 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341545010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341545010 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341545010 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1587341545010 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341545011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341545011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341545011 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341545011 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1587341545011 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1587341545011 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587341545011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587341545011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587341545011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1587341545011 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1587341545011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545490 ""}  } { { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 10011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545490 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545490 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545490 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545491 ""}  } { { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 9442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 5831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 2481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587341545491 ""}  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab8_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_rnw~2 " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_rnw~2" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 5758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_cs_n~0 " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_cs_n~0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 5772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_cs_n~1 " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|active_cs_n~1" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[0\] " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[0\]" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[2\] " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[2\]" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[1\] " "Destination node lab8_soc:nios_system\|lab8_soc_sdram:sdram\|i_refs\[1\]" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545492 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587341545492 ""}  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 3577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545493 ""}  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545493 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 2486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587341545494 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 6799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587341545494 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587341545494 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 0 { 0 ""} 0 1499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587341545494 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587341546532 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587341546540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587341546540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587341546550 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1587341546597 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1587341546598 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1587341546598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587341546649 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587341546674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587341547613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1587341547621 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1587341547621 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1587341547621 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1587341547621 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587341547621 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/vga_clk.v" 91 0 0 } } { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 114 0 0 } } { "final.sv" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sv" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1587341547852 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587341548799 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1587341548799 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587341548837 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1587341548854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587341553516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587341555283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587341555397 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587341567347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587341567347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587341568662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X23_Y37 X33_Y48 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48" {  } { { "loc" "" { Generic "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48"} { { 12 { 0 ""} 23 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587341575575 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587341575575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587341580283 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587341580283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587341580289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.87 " "Total time spent on timing analysis during the Fitter is 4.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587341580613 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587341580664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587341581647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587341581650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587341582555 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587341584772 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1587341586474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.fit.smsg " "Generated suppressed messages file D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587341587057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 567 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 567 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5576 " "Peak virtual memory: 5576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587341589668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 08:13:09 2020 " "Processing ended: Mon Apr 20 08:13:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587341589668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587341589668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587341589668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587341589668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1587341732320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587341732334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 08:15:32 2020 " "Processing started: Mon Apr 20 08:15:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587341732334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1587341732334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1587341732334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1587341733666 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1587341738322 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1587341738482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587341739572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 08:15:39 2020 " "Processing ended: Mon Apr 20 08:15:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587341739572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587341739572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587341739572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1587341739572 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1587341741783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1587341743879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587341743890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 08:15:42 2020 " "Processing started: Mon Apr 20 08:15:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587341743890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1587341743890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587341743890 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1587341744383 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1587341745947 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1587341745947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1587341747513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1587341747514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341747618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341747618 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587341748548 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1587341748548 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587341748619 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587341748645 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587341748668 ""}
{ "Info" "ISTA_SDC_FOUND" "final.sdc " "Reading SDC File: 'final.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587341748696 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587341748697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 50 m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at final.sdc(50): m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 50 m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at final.sdc(50): m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748700 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at final.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748701 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at final.sdc(50): Argument -source is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 51 m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at final.sdc(51): m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748701 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at final.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748702 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at final.sdc(51): Argument -source is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 70 m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at final.sdc(70): m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748704 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748704 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748705 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748706 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748706 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748706 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748707 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748708 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748708 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748709 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748711 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748711 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748712 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748712 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748713 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748714 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748715 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748715 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748716 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748717 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748718 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748718 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748719 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748720 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748721 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748721 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748723 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748724 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748725 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748725 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748726 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748727 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748728 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748728 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748729 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748730 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748730 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748731 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748733 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748734 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748734 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748735 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748736 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748737 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748737 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748738 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748739 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748739 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748740 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748740 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748741 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748742 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748742 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748743 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748744 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748745 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748745 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748746 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748747 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748748 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748749 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748749 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748750 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at final.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748751 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748752 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748752 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748753 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748754 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748754 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748756 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748756 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748757 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748757 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748758 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748759 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748759 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748760 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748760 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748761 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748761 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748762 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748762 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748763 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748764 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748764 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748765 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748766 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748766 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748767 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748767 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748768 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748768 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748769 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748769 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748770 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748771 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748771 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748772 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748773 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748773 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748774 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748775 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748775 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748776 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748776 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748777 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748778 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748778 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748779 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748780 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748780 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748781 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748781 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748782 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748783 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748783 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748783 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748784 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748785 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748785 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at final.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab8_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748786 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748786 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 229 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final.sdc(229): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748788 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 229 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at final.sdc(229): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 229 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(229): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_break:the_lab8_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748789 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 229 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(229): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 230 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final.sdc(230): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 230 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at final.sdc(230): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 230 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(230): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748792 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 230 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(230): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 231 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final.sdc(231): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 231 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at final.sdc(231): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 231 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(231): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748795 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 231 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(231): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748796 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 232 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final.sdc(232): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 232 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at final.sdc(232): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 232 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(232): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748800 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 232 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(232): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 233 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final.sdc(233): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 233 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(233): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_ocimem:the_lab8_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748803 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 233 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(233): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 234 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at final.sdc(234): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 234 Argument <from> is an empty collection " "Ignored set_false_path at final.sdc(234): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab8_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748805 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 234 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(234): Argument <to> is an empty collection" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 235 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at final.sdc(235): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 235 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(235): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748807 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final.sdc 236 *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at final.sdc(236): *lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final.sdc 236 Argument <to> is an empty collection " "Ignored set_false_path at final.sdc(236): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab8_soc_nios2_qsys_0:*\|lab8_soc_nios2_qsys_0_nios2_oci:the_lab8_soc_nios2_qsys_0_nios2_oci\|lab8_soc_nios2_qsys_0_nios2_oci_debug:the_lab8_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587341748809 ""}  } { { "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" "" { Text "D:/2020SP/ECE385/Final project/ECE385_FinalProject/final/final.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587341748809 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341748910 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341748910 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341748910 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587341748910 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341748911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341748911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341748911 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341748911 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1587341748911 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1587341748912 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587341748957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.526 " "Worst-case setup slack is 7.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.526               0.000 main_clk_50  " "    7.526               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.301               0.000 altera_reserved_tck  " "   46.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341749110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 main_clk_50  " "    0.385               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341749135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.120 " "Worst-case recovery slack is 13.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.120               0.000 main_clk_50  " "   13.120               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.007               0.000 altera_reserved_tck  " "   48.007               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341749149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.972 " "Worst-case removal slack is 0.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 altera_reserved_tck  " "    0.972               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.270               0.000 main_clk_50  " "    3.270               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341749161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 main_clk_50  " "    9.623               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341749180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341749180 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341749483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341749483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341749483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341749483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.725 ns " "Worst Case Available Settling Time: 33.725 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341749483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341749483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341749483 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341749483 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587341749483 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587341749501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587341749544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587341750467 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341750831 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341750831 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341750831 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587341750831 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341750832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341750832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341750832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341750832 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1587341750832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.436 " "Worst-case setup slack is 8.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.436               0.000 main_clk_50  " "    8.436               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.703               0.000 altera_reserved_tck  " "   46.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341750916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 main_clk_50  " "    0.338               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341750969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.861 " "Worst-case recovery slack is 13.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.861               0.000 main_clk_50  " "   13.861               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.282               0.000 altera_reserved_tck  " "   48.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341750986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341750986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.877 " "Worst-case removal slack is 0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 altera_reserved_tck  " "    0.877               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.915               0.000 main_clk_50  " "    2.915               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341751003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.645 " "Worst-case minimum pulse width slack is 9.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645               0.000 main_clk_50  " "    9.645               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341751016 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341751294 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341751294 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341751294 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341751294 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.298 ns " "Worst Case Available Settling Time: 34.298 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341751294 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341751294 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341751294 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341751294 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587341751294 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587341751310 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341751550 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341751550 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587341751550 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587341751550 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341751550 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341751550 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341751550 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587341751550 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1587341751550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.642 " "Worst-case setup slack is 13.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.642               0.000 main_clk_50  " "   13.642               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.382               0.000 altera_reserved_tck  " "   48.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341751589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 main_clk_50  " "    0.173               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341751634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.270 " "Worst-case recovery slack is 16.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.270               0.000 main_clk_50  " "   16.270               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.217               0.000 altera_reserved_tck  " "   49.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341751653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.475 " "Worst-case removal slack is 0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 altera_reserved_tck  " "    0.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.691               0.000 main_clk_50  " "    1.691               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341751671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.358 " "Worst-case minimum pulse width slack is 9.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.358               0.000 main_clk_50  " "    9.358               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587341751690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587341751690 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341752043 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341752043 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341752043 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341752043 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.946 ns " "Worst Case Available Settling Time: 36.946 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341752043 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341752043 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341752043 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587341752043 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587341752043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587341753101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587341753115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 212 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587341753726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 08:15:53 2020 " "Processing ended: Mon Apr 20 08:15:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587341753726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587341753726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587341753726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587341753726 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 825 s " "Quartus Prime Full Compilation was successful. 0 errors, 825 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587341765566 ""}
