---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
======
* M.Tech (Microelectonics and VLSI Design), 2013-15
* Ph.D in Algorithm-hardware co-design for energy and compute efficient ML accelerator, University of Southern California, Spring 2022 (expected)

Work experience
======
* May-Dec 2020: Deep Learning Research Intern
  * Intel Labs, Santa Clara, USA
  
* June 2016-July 2017: Digital Design Engineer
  * Texas Instruments, India

* June 2015-May 2016: R & D Engineer II
  * Synopsys, India

* March 2010-June 2013: Junior Telecom Officer
  * Bharat Sanchar Nigam Limited, India

Skills
======
* Programming skills:
  * Pytorch, Python
* Hardware description language:
  * HLS, Verilog, System-verilog
  
Service and Mentorships
======
* Served as reviewer in various conferences (ISCAS, BMVC, WACV, EMNLP) and journals (IEEE TCAS I and II, Transactions on Computers, Transactions on Neural Networks and Learning Systems)
