$date
	Tue May 18 13:26:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_JohnsonCounter $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$scope module d1 $end
$var wire 1 % clk $end
$var wire 1 ' d $end
$var wire 1 & rst $end
$var wire 1 ( set $end
$var reg 1 $ q $end
$upscope $end
$scope module d2 $end
$var wire 1 % clk $end
$var wire 1 $ d $end
$var wire 1 & rst $end
$var wire 1 ) set $end
$var reg 1 # q $end
$upscope $end
$scope module d3 $end
$var wire 1 % clk $end
$var wire 1 # d $end
$var wire 1 & rst $end
$var wire 1 * set $end
$var reg 1 " q $end
$upscope $end
$scope module d4 $end
$var wire 1 % clk $end
$var wire 1 " d $end
$var wire 1 & rst $end
$var wire 1 + set $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
0)
0(
x'
0&
0%
x$
x#
x"
x!
$end
#2
1%
#4
0%
#5
1&
#6
0'
1!
1"
0#
0$
1%
#8
0%
#10
1%
#12
0%
#14
1%
#16
0%
#18
1%
#20
0%
#22
1%
#24
0%
#25
0&
#26
1'
0"
1%
#28
0%
#30
0'
0!
1$
1%
#32
0%
#34
0$
1#
1%
#36
0%
#38
1'
1"
0#
1%
#40
0%
#42
1'
1$
0"
1!
1%
#44
0%
#46
0'
0!
1#
1%
#48
0%
#50
1'
0$
1"
1%
#52
0%
#54
0'
1!
0#
1$
1%
#56
0%
#58
1'
0$
1#
0"
1%
#60
0%
#62
0!
1"
0#
1$
1%
#64
0%
#66
1'
1#
0"
1!
1%
#68
0%
#70
0!
1"
1%
#72
0%
#74
0'
1!
1%
#76
0%
#78
0$
1%
#80
0%
#82
0#
1%
#84
0%
#86
1'
0"
1%
#88
0%
#90
0'
1$
0!
1%
