TimeQuest Timing Analyzer report for processor
Wed Aug 14 11:06:42 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 30. Fast Model Recovery: 'clk'
 31. Fast Model Removal: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processor                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; clk                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                              ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control:controlunit|reg4:statereg|flipflop:ff0|q } ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 152.35 MHz ; 152.35 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -5.564 ; -492.575      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.721 ; -44.141       ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.227 ; -42.990       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.787 ; -5.839        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.914 ; -14.624       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.691 ; -11.056       ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -489.892      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -32.000       ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -5.564 ; control:controlunit|instreg:instructionreg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.600      ;
; -5.550 ; control:controlunit|instreg:instructionreg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.586      ;
; -5.535 ; control:controlunit|pc:programcounter|counter[0]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.571      ;
; -5.493 ; control:controlunit|instreg:instructionreg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.529      ;
; -5.492 ; control:controlunit|pc:programcounter|counter[1]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.528      ;
; -5.479 ; control:controlunit|instreg:instructionreg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.515      ;
; -5.473 ; control:controlunit|pc:programcounter|counter[4]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.509      ;
; -5.464 ; control:controlunit|pc:programcounter|counter[0]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.500      ;
; -5.422 ; control:controlunit|instreg:instructionreg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.458      ;
; -5.421 ; control:controlunit|pc:programcounter|counter[1]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.457      ;
; -5.418 ; control:controlunit|pc:programcounter|counter[2]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.454      ;
; -5.402 ; control:controlunit|pc:programcounter|counter[4]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.438      ;
; -5.393 ; control:controlunit|pc:programcounter|counter[0]          ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.429      ;
; -5.366 ; control:controlunit|instreg:instructionreg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.402      ;
; -5.351 ; control:controlunit|instreg:instructionreg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.387      ;
; -5.350 ; control:controlunit|pc:programcounter|counter[1]          ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.386      ;
; -5.349 ; control:controlunit|pc:programcounter|counter[3]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.385      ;
; -5.347 ; control:controlunit|pc:programcounter|counter[2]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.383      ;
; -5.322 ; control:controlunit|pc:programcounter|counter[0]          ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.358      ;
; -5.298 ; control:controlunit|pc:programcounter|counter[7]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.334      ;
; -5.295 ; control:controlunit|instreg:instructionreg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.331      ;
; -5.289 ; control:controlunit|pc:programcounter|counter[4]          ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.325      ;
; -5.280 ; control:controlunit|instreg:instructionreg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.316      ;
; -5.279 ; control:controlunit|pc:programcounter|counter[1]          ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.315      ;
; -5.278 ; control:controlunit|pc:programcounter|counter[3]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.314      ;
; -5.276 ; control:controlunit|pc:programcounter|counter[2]          ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.312      ;
; -5.262 ; control:controlunit|instreg:instructionreg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.298      ;
; -5.251 ; control:controlunit|pc:programcounter|counter[0]          ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.287      ;
; -5.227 ; control:controlunit|pc:programcounter|counter[7]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.263      ;
; -5.224 ; control:controlunit|instreg:instructionreg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.260      ;
; -5.218 ; control:controlunit|pc:programcounter|counter[4]          ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.254      ;
; -5.209 ; control:controlunit|instreg:instructionreg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.245      ;
; -5.208 ; control:controlunit|pc:programcounter|counter[1]          ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.244      ;
; -5.205 ; control:controlunit|pc:programcounter|counter[2]          ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.241      ;
; -5.192 ; control:controlunit|instreg:instructionreg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.228      ;
; -5.191 ; control:controlunit|instreg:instructionreg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.227      ;
; -5.180 ; control:controlunit|pc:programcounter|counter[0]          ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.216      ;
; -5.175 ; control:controlunit|pc:programcounter|counter[5]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.211      ;
; -5.165 ; control:controlunit|pc:programcounter|counter[3]          ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.201      ;
; -5.153 ; control:controlunit|instreg:instructionreg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.189      ;
; -5.147 ; control:controlunit|pc:programcounter|counter[4]          ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.183      ;
; -5.142 ; operational:operationalunit|regfile:reg|Rp_data[0]        ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.627     ; 4.551      ;
; -5.138 ; control:controlunit|instreg:instructionreg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.174      ;
; -5.137 ; control:controlunit|pc:programcounter|counter[1]          ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.173      ;
; -5.134 ; control:controlunit|pc:programcounter|counter[2]          ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.170      ;
; -5.133 ; operational:operationalunit|regfile:reg|Rp_data[2]        ; control:controlunit|reg4:statereg|flipflop:ff1|q  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.830     ; 4.339      ;
; -5.121 ; control:controlunit|instreg:instructionreg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.157      ;
; -5.120 ; control:controlunit|instreg:instructionreg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.156      ;
; -5.120 ; operational:operationalunit|regfile:reg|Rp_data[3]        ; control:controlunit|reg4:statereg|flipflop:ff1|q  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.836     ; 4.320      ;
; -5.109 ; control:controlunit|pc:programcounter|counter[0]          ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.145      ;
; -5.105 ; control:controlunit|pc:programcounter|counter[8]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.141      ;
; -5.104 ; control:controlunit|pc:programcounter|counter[5]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.140      ;
; -5.098 ; control:controlunit|pc:programcounter|counter[6]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.134      ;
; -5.094 ; control:controlunit|pc:programcounter|counter[3]          ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.130      ;
; -5.082 ; control:controlunit|instreg:instructionreg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.118      ;
; -5.076 ; control:controlunit|pc:programcounter|counter[4]          ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.112      ;
; -5.071 ; operational:operationalunit|regfile:reg|Rp_data[0]        ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.627     ; 4.480      ;
; -5.067 ; control:controlunit|instreg:instructionreg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.103      ;
; -5.066 ; control:controlunit|pc:programcounter|counter[1]          ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.102      ;
; -5.063 ; control:controlunit|pc:programcounter|counter[2]          ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.099      ;
; -5.063 ; operational:operationalunit|regfile:reg|Rq_data[0]        ; control:controlunit|reg4:statereg|flipflop:ff1|q  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.839     ; 4.260      ;
; -5.060 ; control:controlunit|pc:programcounter|counter[9]          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.096      ;
; -5.058 ; control:controlunit|reg4:statereg|flipflop:ff1|q          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 6.303      ;
; -5.051 ; control:controlunit|reg4:statereg|flipflop:ff3|q          ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 6.296      ;
; -5.050 ; control:controlunit|instreg:instructionreg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.086      ;
; -5.049 ; control:controlunit|instreg:instructionreg|flipflop:ff4|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.085      ;
; -5.049 ; control:controlunit|instreg:instructionreg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.085      ;
; -5.038 ; control:controlunit|pc:programcounter|counter[0]          ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.074      ;
; -5.034 ; control:controlunit|pc:programcounter|counter[8]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.070      ;
; -5.028 ; operational:operationalunit|regfile:reg|Rp_data[1]        ; control:controlunit|reg4:statereg|flipflop:ff1|q  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.836     ; 4.228      ;
; -5.027 ; control:controlunit|pc:programcounter|counter[6]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.063      ;
; -5.026 ; operational:operationalunit|regfile:reg|Rp_data[5]        ; control:controlunit|reg4:statereg|flipflop:ff1|q  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.836     ; 4.226      ;
; -5.023 ; control:controlunit|pc:programcounter|counter[3]          ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.059      ;
; -5.011 ; control:controlunit|instreg:instructionreg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.047      ;
; -5.005 ; control:controlunit|pc:programcounter|counter[4]          ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.041      ;
; -5.000 ; operational:operationalunit|regfile:reg|Rp_data[0]        ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.627     ; 4.409      ;
; -4.995 ; control:controlunit|pc:programcounter|counter[1]          ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.031      ;
; -4.992 ; control:controlunit|pc:programcounter|counter[2]          ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.028      ;
; -4.990 ; control:controlunit|pc:programcounter|counter[5]          ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.026      ;
; -4.989 ; control:controlunit|pc:programcounter|counter[9]          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.025      ;
; -4.987 ; control:controlunit|reg4:statereg|flipflop:ff1|q          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 6.232      ;
; -4.980 ; control:controlunit|reg4:statereg|flipflop:ff3|q          ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 6.225      ;
; -4.979 ; control:controlunit|instreg:instructionreg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.015      ;
; -4.978 ; control:controlunit|instreg:instructionreg|flipflop:ff4|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.014      ;
; -4.978 ; control:controlunit|instreg:instructionreg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 6.014      ;
; -4.963 ; operational:operationalunit|regfile:reg|Rq_data[2]        ; control:controlunit|reg4:statereg|flipflop:ff1|q  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.839     ; 4.160      ;
; -4.954 ; operational:operationalunit|regfile:reg|Rp_data[6]        ; control:controlunit|reg4:statereg|flipflop:ff1|q  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.836     ; 4.154      ;
; -4.952 ; control:controlunit|pc:programcounter|counter[3]          ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 5.988      ;
; -4.938 ; operational:operationalunit|regfile:reg|Rq_data[1]        ; control:controlunit|reg4:statereg|flipflop:ff1|q  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.839     ; 4.135      ;
; -4.936 ; control:controlunit|instreg:instructionreg|flipflop:ff6|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 5.972      ;
; -4.934 ; control:controlunit|pc:programcounter|counter[4]          ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 5.970      ;
; -4.929 ; operational:operationalunit|regfile:reg|Rp_data[0]        ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.627     ; 4.338      ;
; -4.922 ; operational:operationalunit|regfile:reg|Rp_data[3]        ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.627     ; 4.331      ;
; -4.921 ; control:controlunit|pc:programcounter|counter[2]          ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.000      ; 5.957      ;
; -4.919 ; control:controlunit|pc:programcounter|counter[5]          ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 5.955      ;
; -4.916 ; control:controlunit|reg4:statereg|flipflop:ff1|q          ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 6.161      ;
; -4.916 ; operational:operationalunit|regfile:reg|Rp_data[4]        ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.627     ; 4.325      ;
; -4.914 ; operational:operationalunit|regfile:reg|Rp_data[5]        ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -1.627     ; 4.323      ;
; -4.909 ; control:controlunit|reg4:statereg|flipflop:ff3|q          ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 6.154      ;
; -4.908 ; control:controlunit|instreg:instructionreg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.000      ; 5.944      ;
+--------+-----------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.721 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.532      ; 4.289      ;
; -1.721 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.532      ; 4.289      ;
; -1.721 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.532      ; 4.289      ;
; -1.721 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.532      ; 4.289      ;
; -1.707 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.532      ; 4.275      ;
; -1.707 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.532      ; 4.275      ;
; -1.707 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.532      ; 4.275      ;
; -1.707 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.532      ; 4.275      ;
; -1.589 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.163      ;
; -1.589 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.163      ;
; -1.589 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.163      ;
; -1.589 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.163      ;
; -1.580 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.154      ;
; -1.580 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.154      ;
; -1.580 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.154      ;
; -1.580 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.154      ;
; -1.567 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.141      ;
; -1.567 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.141      ;
; -1.567 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.141      ;
; -1.567 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.141      ;
; -1.534 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.108      ;
; -1.534 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.108      ;
; -1.534 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.108      ;
; -1.534 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.108      ;
; -1.525 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.099      ;
; -1.525 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.099      ;
; -1.525 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.099      ;
; -1.525 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.099      ;
; -1.473 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 4.049      ;
; -1.473 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 4.049      ;
; -1.473 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 4.049      ;
; -1.473 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 4.049      ;
; -1.447 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 4.023      ;
; -1.447 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 4.023      ;
; -1.447 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 4.023      ;
; -1.447 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 4.023      ;
; -1.436 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.010      ;
; -1.436 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.010      ;
; -1.436 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.010      ;
; -1.436 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 4.010      ;
; -1.416 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.992      ;
; -1.416 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.992      ;
; -1.416 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.992      ;
; -1.416 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.992      ;
; -1.413 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.987      ;
; -1.413 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.987      ;
; -1.413 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.987      ;
; -1.413 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.987      ;
; -1.393 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.969      ;
; -1.393 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.969      ;
; -1.393 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.969      ;
; -1.393 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.969      ;
; -1.392 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.966      ;
; -1.392 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.966      ;
; -1.392 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.966      ;
; -1.392 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.966      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.282 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.856      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.280 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.854      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.853      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.855      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.853      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.853      ;
; -1.279 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.538      ; 3.853      ;
; -1.278 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.854      ;
; -1.278 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.854      ;
; -1.278 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.854      ;
; -1.278 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.540      ; 3.854      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.227 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.684      ; 1.973      ;
; -1.087 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.683      ; 2.112      ;
; -0.977 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.770      ; 2.277      ;
; -0.977 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.770      ; 2.277      ;
; -0.977 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.770      ; 2.277      ;
; -0.977 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.770      ; 2.277      ;
; -0.968 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.694      ; 2.242      ;
; -0.945 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.262      ;
; -0.943 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.264      ;
; -0.943 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.264      ;
; -0.922 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.694      ; 2.288      ;
; -0.847 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.743      ; 2.380      ;
; -0.810 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.742      ; 2.416      ;
; -0.772 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.435      ;
; -0.772 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.435      ;
; -0.771 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.436      ;
; -0.769 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.438      ;
; -0.769 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.438      ;
; -0.768 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.439      ;
; -0.728 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.694      ; 2.482      ;
; -0.727 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.684      ; 1.973      ;
; -0.726 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.694      ; 2.484      ;
; -0.725 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.694      ; 2.485      ;
; -0.724 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.694      ; 2.486      ;
; -0.719 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.478      ;
; -0.685 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.771      ; 2.570      ;
; -0.685 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.771      ; 2.570      ;
; -0.685 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.771      ; 2.570      ;
; -0.685 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.771      ; 2.570      ;
; -0.683 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.514      ;
; -0.673 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.682      ; 2.525      ;
; -0.662 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[6]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.545      ;
; -0.662 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[4]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.545      ;
; -0.662 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[3]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.545      ;
; -0.662 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[2]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.545      ;
; -0.662 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.545      ;
; -0.662 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.691      ; 2.545      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff1|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff2|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff3|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff9|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff6|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff4|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff14|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.560      ;
; -0.587 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.683      ; 2.112      ;
; -0.565 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.472      ; 2.423      ;
; -0.477 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.770      ; 2.277      ;
; -0.477 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.770      ; 2.277      ;
; -0.477 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.770      ; 2.277      ;
; -0.477 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.770      ; 2.277      ;
; -0.476 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.472      ; 2.512      ;
; -0.468 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.694      ; 2.242      ;
; -0.448 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.749      ;
; -0.445 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.262      ;
; -0.443 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.264      ;
; -0.443 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.264      ;
; -0.432 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.765      ;
; -0.424 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.741      ; 2.801      ;
; -0.423 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.774      ;
; -0.422 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.694      ; 2.288      ;
; -0.419 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.778      ;
; -0.377 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.820      ;
; -0.356 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.841      ;
; -0.347 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.743      ; 2.380      ;
; -0.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.880      ;
; -0.310 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.742      ; 2.416      ;
; -0.308 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.889      ;
; -0.272 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.435      ;
; -0.272 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.435      ;
; -0.271 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.436      ;
; -0.269 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.438      ;
; -0.269 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.438      ;
; -0.268 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.439      ;
; -0.265 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.932      ;
; -0.228 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.694      ; 2.482      ;
; -0.226 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.694      ; 2.484      ;
; -0.225 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.694      ; 2.485      ;
; -0.224 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.694      ; 2.486      ;
; -0.219 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.478      ;
; -0.204 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.993      ;
; -0.204 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.993      ;
; -0.204 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.993      ;
; -0.204 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.993      ;
; -0.204 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.993      ;
; -0.185 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.771      ; 2.570      ;
; -0.185 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.771      ; 2.570      ;
; -0.185 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.771      ; 2.570      ;
; -0.185 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.771      ; 2.570      ;
; -0.183 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.514      ;
; -0.173 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.682      ; 2.525      ;
; -0.162 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[6]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.545      ;
; -0.162 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[4]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.545      ;
; -0.162 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[3]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.545      ;
; -0.162 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[2]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.545      ;
; -0.162 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.691      ; 2.545      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.787 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.624      ; 1.103      ;
; -0.481 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 1.402      ;
; -0.447 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 1.436      ;
; -0.374 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.614      ; 1.506      ;
; -0.364 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.627      ; 1.529      ;
; -0.337 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 1.546      ;
; -0.334 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 1.549      ;
; -0.309 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.614      ; 1.571      ;
; -0.308 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.614      ; 1.572      ;
; -0.300 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 1.583      ;
; -0.294 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 1.589      ;
; -0.273 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.618      ; 1.611      ;
; -0.247 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.614      ; 1.633      ;
; -0.238 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 1.645      ;
; -0.228 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.620      ; 1.658      ;
; -0.114 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 1.778      ;
; -0.114 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 1.778      ;
; -0.109 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 1.774      ;
; -0.081 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.611      ; 1.796      ;
; -0.076 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.611      ; 1.801      ;
; -0.068 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 1.815      ;
; -0.065 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 1.827      ;
; -0.065 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 1.827      ;
; -0.050 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.620      ; 1.836      ;
; -0.020 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.614      ; 1.860      ;
; 0.024  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 1.916      ;
; 0.024  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 1.916      ;
; 0.080  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.620      ; 1.966      ;
; 0.143  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.618      ; 2.027      ;
; 0.160  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 2.043      ;
; 0.200  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.620      ; 2.086      ;
; 0.241  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.614      ; 2.121      ;
; 0.260  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 2.152      ;
; 0.260  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 2.152      ;
; 0.267  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 2.150      ;
; 0.272  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.620      ; 2.158      ;
; 0.279  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.620      ; 2.165      ;
; 0.285  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.620      ; 2.171      ;
; 0.316  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 2.199      ;
; 0.375  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.269      ;
; 0.375  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.269      ;
; 0.377  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.271      ;
; 0.378  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.272      ;
; 0.378  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.272      ;
; 0.383  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.277      ;
; 0.385  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.279      ;
; 0.424  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.318      ;
; 0.424  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.318      ;
; 0.426  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.320      ;
; 0.427  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.321      ;
; 0.427  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.321      ;
; 0.432  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.326      ;
; 0.434  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.328      ;
; 0.485  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.617      ; 2.368      ;
; 0.513  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.407      ;
; 0.513  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.407      ;
; 0.515  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.409      ;
; 0.516  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.410      ;
; 0.516  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.410      ;
; 0.521  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.415      ;
; 0.523  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.417      ;
; 0.533  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.427      ;
; 0.535  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.426      ;
; 0.539  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.430      ;
; 0.542  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.433      ;
; 0.543  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.434      ;
; 0.544  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.435      ;
; 0.550  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.444      ;
; 0.552  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.446      ;
; 0.552  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.446      ;
; 0.554  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.448      ;
; 0.558  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.452      ;
; 0.558  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.452      ;
; 0.582  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.476      ;
; 0.599  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.493      ;
; 0.601  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.495      ;
; 0.601  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.495      ;
; 0.603  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.497      ;
; 0.607  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.501      ;
; 0.607  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.501      ;
; 0.617  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.508      ;
; 0.621  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.512      ;
; 0.624  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.515      ;
; 0.625  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 2.517      ;
; 0.625  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.626      ; 2.517      ;
; 0.625  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.516      ;
; 0.626  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.517      ;
; 0.627  ; control:controlunit|instreg:instructionreg|flipflop:ff6|q    ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.521      ;
; 0.627  ; control:controlunit|instreg:instructionreg|flipflop:ff6|q    ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.521      ;
; 0.659  ; control:controlunit|instreg:instructionreg|flipflop:ff4|q    ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.553      ;
; 0.659  ; control:controlunit|instreg:instructionreg|flipflop:ff4|q    ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.553      ;
; 0.662  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.553      ;
; 0.666  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.557      ;
; 0.669  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.560      ;
; 0.670  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.561      ;
; 0.671  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.565      ;
; 0.671  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.625      ; 2.562      ;
; 0.677  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.619      ; 2.562      ;
; 0.679  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.619      ; 2.564      ;
; 0.688  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.628      ; 2.582      ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                              ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.159      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.761 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 2.006      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; -0.628 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.209      ; 1.873      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 0.961  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
; 1.461  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.681      ; 2.506      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; -0.191 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.681      ; 2.506      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.398  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 1.873      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.531  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.006      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
; 1.684  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; 0.209      ; 2.159      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 11.200 ; 11.200 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 11.200 ; 11.200 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 10.242 ; 10.242 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.320 ; 10.320 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 10.346 ; 10.346 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.592 ; 10.592 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 10.339 ; 10.339 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.212 ; 10.212 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.556 ; 10.556 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.335 ; 10.335 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 10.338 ; 10.338 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 10.849 ; 10.849 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.569 ; 10.569 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.542 ; 10.542 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 10.484 ; 10.484 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.043 ; 10.043 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.351 ; 10.351 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 8.660  ; 8.660  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.472  ; 7.472  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 7.325  ; 7.325  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 7.365  ; 7.365  ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 7.362  ; 7.362  ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 7.472  ; 7.472  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.330  ; 7.330  ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 7.017  ; 7.017  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 7.023  ; 7.023  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.352  ; 7.352  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.021  ; 7.021  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.389  ; 7.389  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.371  ; 7.371  ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 7.397  ; 7.397  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 7.659  ; 7.659  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 7.456  ; 7.456  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 7.365  ; 7.365  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 7.350  ; 7.350  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.329  ; 7.329  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 7.382  ; 7.382  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 7.471  ; 7.471  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.149  ; 7.149  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.099  ; 7.099  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 7.352  ; 7.352  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.286  ; 7.286  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.316  ; 7.316  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 7.389  ; 7.389  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 7.659  ; 7.659  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 7.387  ; 7.387  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 7.574  ; 7.574  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.397  ; 7.397  ; Rise       ; clk                                              ;
; pc_load_sig   ; clk                                              ; 7.607  ; 7.607  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.688  ; 9.688  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.966  ; 8.966  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.578  ; 9.578  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.767  ; 8.767  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.942  ; 8.942  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.159  ; 9.159  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.923  ; 8.923  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.276  ; 9.276  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.688  ; 9.688  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.693  ; 8.693  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.734  ; 8.734  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.078  ; 9.078  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.436  ; 9.436  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.161  ; 9.161  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.226  ; 9.226  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.238  ; 9.238  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.939  ; 8.939  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;        ; 5.566  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.566  ;        ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 10.043 ; 10.043 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 11.200 ; 11.200 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 10.242 ; 10.242 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.320 ; 10.320 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 10.346 ; 10.346 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.592 ; 10.592 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 10.339 ; 10.339 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.212 ; 10.212 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.556 ; 10.556 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.335 ; 10.335 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 10.338 ; 10.338 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 10.849 ; 10.849 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.569 ; 10.569 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.542 ; 10.542 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 10.484 ; 10.484 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.043 ; 10.043 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.351 ; 10.351 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 8.220  ; 8.220  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.017  ; 7.017  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 7.325  ; 7.325  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 7.365  ; 7.365  ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 7.362  ; 7.362  ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 7.472  ; 7.472  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.330  ; 7.330  ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 7.017  ; 7.017  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 7.023  ; 7.023  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.352  ; 7.352  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.021  ; 7.021  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.389  ; 7.389  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.371  ; 7.371  ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 7.397  ; 7.397  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 7.099  ; 7.099  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 7.456  ; 7.456  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 7.365  ; 7.365  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 7.350  ; 7.350  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.329  ; 7.329  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 7.382  ; 7.382  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 7.471  ; 7.471  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.149  ; 7.149  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.099  ; 7.099  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 7.352  ; 7.352  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.286  ; 7.286  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.316  ; 7.316  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 7.389  ; 7.389  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 7.659  ; 7.659  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 7.387  ; 7.387  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 7.574  ; 7.574  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.397  ; 7.397  ; Rise       ; clk                                              ;
; pc_load_sig   ; clk                                              ; 7.422  ; 7.422  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.693  ; 8.693  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.966  ; 8.966  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.578  ; 9.578  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.767  ; 8.767  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.942  ; 8.942  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.159  ; 9.159  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.923  ; 8.923  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.276  ; 9.276  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.688  ; 9.688  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.693  ; 8.693  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.734  ; 8.734  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.078  ; 9.078  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.436  ; 9.436  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.161  ; 9.161  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.226  ; 9.226  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.238  ; 9.238  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.939  ; 8.939  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;        ; 5.566  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.566  ;        ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -2.078 ; -196.998      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.922 ; -24.486       ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.035 ; -62.172       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.271 ; -1.009        ;
+--------------------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.216 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.664 ; -10.624       ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -489.892      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -32.000       ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.078 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 3.065      ;
; -2.078 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 3.065      ;
; -2.078 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 3.065      ;
; -2.078 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 3.065      ;
; -2.078 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 3.065      ;
; -2.078 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 3.065      ;
; -2.078 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 3.065      ;
; -2.072 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 3.061      ;
; -2.072 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 3.061      ;
; -2.072 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 3.061      ;
; -2.072 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 3.061      ;
; -2.072 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 3.061      ;
; -2.072 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 3.061      ;
; -2.072 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 3.061      ;
; -1.993 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.982      ;
; -1.993 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.982      ;
; -1.993 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.982      ;
; -1.993 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.982      ;
; -1.993 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.982      ;
; -1.993 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.982      ;
; -1.993 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.982      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.961      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.961      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.961      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.961      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.961      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.961      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.961      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.947      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.947      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.947      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.947      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.947      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.947      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.947      ;
; -1.917 ; operational:operationalunit|regfile:reg|Rp_data[2]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -0.955     ; 1.994      ;
; -1.910 ; operational:operationalunit|regfile:reg|Rp_data[3]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -0.961     ; 1.981      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.884      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.884      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.884      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.884      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.884      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.884      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.884      ;
; -1.896 ; operational:operationalunit|regfile:reg|Rq_data[0]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -0.970     ; 1.958      ;
; -1.886 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.875      ;
; -1.886 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.875      ;
; -1.886 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.875      ;
; -1.886 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.875      ;
; -1.886 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.875      ;
; -1.886 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.875      ;
; -1.886 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.875      ;
; -1.879 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.868      ;
; -1.879 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.868      ;
; -1.879 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.868      ;
; -1.879 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.868      ;
; -1.879 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.868      ;
; -1.879 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.868      ;
; -1.879 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                              ; clk         ; 1.000        ; -0.010     ; 2.868      ;
; -1.876 ; operational:operationalunit|regfile:reg|Rp_data[1]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -0.961     ; 1.947      ;
; -1.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.853      ;
; -1.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.853      ;
; -1.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.853      ;
; -1.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.853      ;
; -1.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.853      ;
; -1.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.853      ;
; -1.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.853      ;
; -1.864 ; operational:operationalunit|regfile:reg|Rp_data[5]                                                         ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; -0.961     ; 1.935      ;
; -1.861 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.848      ;
; -1.861 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.848      ;
; -1.861 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.848      ;
; -1.861 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.848      ;
; -1.861 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.848      ;
; -1.861 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.848      ;
; -1.861 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.848      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.856 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.843      ;
; -1.855 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.842      ;
; -1.855 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.842      ;
; -1.855 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.842      ;
; -1.855 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.842      ;
; -1.855 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.842      ;
; -1.855 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.842      ;
; -1.855 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.842      ;
; -1.853 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.840      ;
; -1.853 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.840      ;
; -1.853 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.840      ;
; -1.853 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk                                              ; clk         ; 1.000        ; -0.012     ; 2.840      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.922 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.570      ; 2.524      ;
; -0.922 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.570      ; 2.524      ;
; -0.922 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.570      ; 2.524      ;
; -0.922 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.570      ; 2.524      ;
; -0.914 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.570      ; 2.516      ;
; -0.914 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.570      ; 2.516      ;
; -0.914 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.570      ; 2.516      ;
; -0.914 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.570      ; 2.516      ;
; -0.865 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.473      ;
; -0.865 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.473      ;
; -0.865 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.473      ;
; -0.865 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.473      ;
; -0.859 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.467      ;
; -0.859 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.467      ;
; -0.859 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.467      ;
; -0.859 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.467      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.457      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.457      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.457      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.457      ;
; -0.840 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.448      ;
; -0.840 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.448      ;
; -0.840 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.448      ;
; -0.840 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.448      ;
; -0.838 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.446      ;
; -0.838 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.446      ;
; -0.838 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.446      ;
; -0.838 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.576      ; 2.446      ;
; -0.805 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.420      ;
; -0.805 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.420      ;
; -0.805 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.420      ;
; -0.805 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.420      ;
; -0.804 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.419      ;
; -0.804 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.419      ;
; -0.804 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.419      ;
; -0.804 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.419      ;
; -0.783 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.581      ; 2.396      ;
; -0.783 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.581      ; 2.396      ;
; -0.783 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.581      ; 2.396      ;
; -0.783 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.581      ; 2.396      ;
; -0.777 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.386      ;
; -0.777 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.386      ;
; -0.777 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.386      ;
; -0.777 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.386      ;
; -0.771 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.386      ;
; -0.771 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.386      ;
; -0.771 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.386      ;
; -0.771 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.386      ;
; -0.770 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.581      ; 2.383      ;
; -0.770 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.581      ; 2.383      ;
; -0.770 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.581      ; 2.383      ;
; -0.770 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.581      ; 2.383      ;
; -0.759 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.374      ;
; -0.759 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.374      ;
; -0.759 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.374      ;
; -0.759 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.374      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.334      ;
; -0.724 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.333      ;
; -0.724 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.333      ;
; -0.724 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.333      ;
; -0.724 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.333      ;
; -0.724 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.333      ;
; -0.724 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.333      ;
; -0.724 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.333      ;
; -0.724 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.333      ;
; -0.723 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.332      ;
; -0.723 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.332      ;
; -0.723 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.332      ;
; -0.723 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.332      ;
; -0.723 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.332      ;
; -0.723 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.332      ;
; -0.723 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.332      ;
; -0.723 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.332      ;
; -0.719 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.328      ;
; -0.719 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.328      ;
; -0.719 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.328      ;
; -0.719 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.577      ; 2.328      ;
; -0.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.333      ;
; -0.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.333      ;
; -0.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.333      ;
; -0.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.333      ;
; -0.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.333      ;
; -0.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.333      ;
; -0.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.333      ;
; -0.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.333      ;
; -0.717 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.332      ;
; -0.717 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.332      ;
; -0.717 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.332      ;
; -0.717 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.583      ; 2.332      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.035 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.661      ; 0.919      ;
; -0.943 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.659      ; 1.009      ;
; -0.908 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.668      ; 1.053      ;
; -0.907 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.727      ; 1.099      ;
; -0.907 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.727      ; 1.099      ;
; -0.907 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.727      ; 1.099      ;
; -0.907 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.727      ; 1.099      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.055      ;
; -0.903 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.056      ;
; -0.902 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.057      ;
; -0.892 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.668      ; 1.069      ;
; -0.882 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.725      ; 1.122      ;
; -0.871 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.723      ; 1.131      ;
; -0.826 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.133      ;
; -0.824 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.135      ;
; -0.824 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.135      ;
; -0.823 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.136      ;
; -0.822 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.137      ;
; -0.821 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.138      ;
; -0.810 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.140      ;
; -0.806 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.668      ; 1.155      ;
; -0.806 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.668      ; 1.155      ;
; -0.804 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.146      ;
; -0.791 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.668      ; 1.170      ;
; -0.790 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.668      ; 1.171      ;
; -0.789 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.162      ;
; -0.778 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.729      ; 1.230      ;
; -0.778 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.729      ; 1.230      ;
; -0.778 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.729      ; 1.230      ;
; -0.778 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.729      ; 1.230      ;
; -0.720 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.230      ;
; -0.715 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.286      ;
; -0.699 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.251      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.257      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.260      ;
; -0.688 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[6]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.271      ;
; -0.688 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[4]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.271      ;
; -0.688 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[3]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.271      ;
; -0.688 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[2]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.271      ;
; -0.688 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.271      ;
; -0.688 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.271      ;
; -0.670 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.280      ;
; -0.658 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.292      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff1|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff2|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff3|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff9|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff6|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff4|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff14|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.656      ; 1.293      ;
; -0.638 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.312      ;
; -0.637 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.313      ;
; -0.636 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.314      ;
; -0.602 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.348      ;
; -0.599 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.404      ;
; -0.578 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.425      ;
; -0.564 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.437      ;
; -0.564 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.437      ;
; -0.562 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.439      ;
; -0.535 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.661      ; 0.919      ;
; -0.530 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.420      ;
; -0.526 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.424      ;
; -0.514 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.436      ;
; -0.506 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.444      ;
; -0.498 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.505      ;
; -0.497 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.506      ;
; -0.496 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.507      ;
; -0.493 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.510      ;
; -0.491 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.342      ; 1.144      ;
; -0.490 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.513      ;
; -0.487 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.514      ;
; -0.483 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.518      ;
; -0.482 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.519      ;
; -0.481 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.520      ;
; -0.480 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.342      ; 1.155      ;
; -0.479 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.522      ;
; -0.474 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.527      ;
; -0.465 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.538      ;
; -0.459 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.544      ;
; -0.447 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.554      ;
; -0.443 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.659      ; 1.009      ;
; -0.440 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.563      ;
; -0.434 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.567      ;
; -0.432 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.571      ;
; -0.408 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.668      ; 1.053      ;
; -0.407 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.727      ; 1.099      ;
; -0.407 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.727      ; 1.099      ;
; -0.407 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.727      ; 1.099      ;
; -0.407 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.727      ; 1.099      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.666      ; 1.055      ;
; -0.403 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.666      ; 1.056      ;
; -0.402 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.666      ; 1.057      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.668      ; 1.069      ;
; -0.382 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.725      ; 1.122      ;
; -0.377 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.724      ; 1.626      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.271 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.643      ; 0.524      ;
; -0.126 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.637      ; 0.663      ;
; -0.114 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 0.682      ;
; -0.086 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.651      ; 0.717      ;
; -0.068 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.636      ; 0.720      ;
; -0.065 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 0.731      ;
; -0.061 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.637      ; 0.728      ;
; -0.040 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.636      ; 0.748      ;
; -0.037 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.636      ; 0.751      ;
; -0.036 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 0.760      ;
; -0.035 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.637      ; 0.754      ;
; -0.028 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 0.768      ;
; -0.017 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.637      ; 0.772      ;
; -0.015 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.646      ; 0.783      ;
; -0.010 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.636      ; 0.778      ;
; 0.011  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.651      ; 0.814      ;
; 0.011  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.651      ; 0.814      ;
; 0.036  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 0.832      ;
; 0.050  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.652      ; 0.854      ;
; 0.050  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.652      ; 0.854      ;
; 0.065  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.631      ; 0.848      ;
; 0.065  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.651      ; 0.868      ;
; 0.065  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.651      ; 0.868      ;
; 0.066  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.646      ; 0.864      ;
; 0.070  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.631      ; 0.853      ;
; 0.074  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.638      ; 0.864      ;
; 0.090  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.636      ; 0.878      ;
; 0.136  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.646      ; 0.934      ;
; 0.146  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 0.942      ;
; 0.174  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.638      ; 0.964      ;
; 0.183  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.646      ; 0.981      ;
; 0.199  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.651      ; 1.002      ;
; 0.199  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.651      ; 1.002      ;
; 0.204  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.636      ; 0.992      ;
; 0.218  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.014      ;
; 0.222  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.646      ; 1.020      ;
; 0.234  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.646      ; 1.032      ;
; 0.237  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.646      ; 1.035      ;
; 0.244  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.049      ;
; 0.244  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.049      ;
; 0.246  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.051      ;
; 0.247  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.052      ;
; 0.247  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.052      ;
; 0.248  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.637      ; 1.037      ;
; 0.250  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.055      ;
; 0.252  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.057      ;
; 0.283  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.089      ;
; 0.283  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.089      ;
; 0.285  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.091      ;
; 0.286  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.092      ;
; 0.286  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.092      ;
; 0.289  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.095      ;
; 0.291  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.097      ;
; 0.298  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.103      ;
; 0.298  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.103      ;
; 0.300  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.105      ;
; 0.301  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.106      ;
; 0.301  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.106      ;
; 0.304  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.109      ;
; 0.306  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.111      ;
; 0.309  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.105      ;
; 0.320  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.645      ; 1.117      ;
; 0.324  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.645      ; 1.121      ;
; 0.326  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.645      ; 1.123      ;
; 0.326  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.131      ;
; 0.327  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.132      ;
; 0.327  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.645      ; 1.124      ;
; 0.327  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.132      ;
; 0.328  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.645      ; 1.125      ;
; 0.328  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.124      ;
; 0.329  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.134      ;
; 0.332  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.137      ;
; 0.332  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.137      ;
; 0.332  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.128      ;
; 0.333  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.138      ;
; 0.334  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.130      ;
; 0.335  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.131      ;
; 0.336  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.132      ;
; 0.347  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.651      ; 1.150      ;
; 0.347  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.651      ; 1.150      ;
; 0.352  ; control:controlunit|instreg:instructionreg|flipflop:ff6|q    ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.158      ;
; 0.352  ; control:controlunit|instreg:instructionreg|flipflop:ff6|q    ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.158      ;
; 0.354  ; control:controlunit|instreg:instructionreg|flipflop:ff4|q    ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.160      ;
; 0.354  ; control:controlunit|instreg:instructionreg|flipflop:ff4|q    ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.160      ;
; 0.365  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.171      ;
; 0.366  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.172      ;
; 0.366  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.172      ;
; 0.368  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.174      ;
; 0.371  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.177      ;
; 0.371  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.177      ;
; 0.372  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.654      ; 1.178      ;
; 0.380  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.185      ;
; 0.381  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.177      ;
; 0.381  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.186      ;
; 0.381  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.186      ;
; 0.383  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.188      ;
; 0.385  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.181      ;
; 0.386  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.191      ;
; 0.386  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.653      ; 1.191      ;
; 0.387  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[7]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.644      ; 1.183      ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                             ;
+-------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.216 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.131      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.307 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 1.040      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 0.364 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.315      ; 0.983      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
; 1.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.657      ; 1.286      ;
+-------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.664 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; -0.164 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.657      ; 1.286      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.516  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 0.983      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.573  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.040      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
; 0.664  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; 0.315      ; 1.131      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 6.455 ; 6.455 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 6.455 ; 6.455 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.981 ; 5.981 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 5.984 ; 5.984 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 6.002 ; 6.002 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 6.134 ; 6.134 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.998 ; 5.998 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 5.923 ; 5.923 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 6.096 ; 6.096 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.999 ; 5.999 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.992 ; 5.992 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 6.311 ; 6.311 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 6.110 ; 6.110 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 6.086 ; 6.086 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 6.052 ; 6.052 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.862 ; 5.862 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 6.009 ; 6.009 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 4.448 ; 4.448 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 4.144 ; 4.144 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 4.036 ; 4.036 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 4.069 ; 4.069 ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 4.073 ; 4.073 ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 4.144 ; 4.144 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 4.039 ; 4.039 ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 3.897 ; 3.897 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.893 ; 3.893 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 4.054 ; 4.054 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 3.894 ; 3.894 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 4.085 ; 4.085 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 4.066 ; 4.066 ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 4.195 ; 4.195 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 4.098 ; 4.098 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 4.064 ; 4.064 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 4.059 ; 4.059 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.037 ; 4.037 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 4.076 ; 4.076 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 4.140 ; 4.140 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 3.983 ; 3.983 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 3.941 ; 3.941 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 4.061 ; 4.061 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.028 ; 4.028 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.027 ; 4.027 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 4.088 ; 4.088 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 4.195 ; 4.195 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 4.083 ; 4.083 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 4.161 ; 4.161 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 4.093 ; 4.093 ; Rise       ; clk                                              ;
; pc_load_sig   ; clk                                              ; 3.929 ; 3.929 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.026 ; 5.026 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.704 ; 4.704 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.026 ; 5.026 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.598 ; 4.598 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.687 ; 4.687 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.788 ; 4.788 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.672 ; 4.672 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.868 ; 4.868 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.014 ; 5.014 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.567 ; 4.567 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.576 ; 4.576 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.757 ; 4.757 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.962 ; 4.962 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.810 ; 4.810 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.809 ; 4.809 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.831 ; 4.831 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.683 ; 4.683 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;       ; 2.797 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 2.797 ;       ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.862 ; 5.862 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 6.455 ; 6.455 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.981 ; 5.981 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 5.984 ; 5.984 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 6.002 ; 6.002 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 6.134 ; 6.134 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.998 ; 5.998 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 5.923 ; 5.923 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 6.096 ; 6.096 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.999 ; 5.999 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.992 ; 5.992 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 6.311 ; 6.311 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 6.110 ; 6.110 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 6.086 ; 6.086 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 6.052 ; 6.052 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.862 ; 5.862 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 6.009 ; 6.009 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 4.241 ; 4.241 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.893 ; 3.893 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 4.036 ; 4.036 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 4.069 ; 4.069 ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 4.073 ; 4.073 ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 4.144 ; 4.144 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 4.039 ; 4.039 ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 3.897 ; 3.897 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.893 ; 3.893 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 4.054 ; 4.054 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 3.894 ; 3.894 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 4.085 ; 4.085 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 4.066 ; 4.066 ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.941 ; 3.941 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 4.098 ; 4.098 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 4.064 ; 4.064 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 4.059 ; 4.059 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.037 ; 4.037 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 4.076 ; 4.076 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 4.140 ; 4.140 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 3.983 ; 3.983 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 3.941 ; 3.941 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 4.061 ; 4.061 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.028 ; 4.028 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.027 ; 4.027 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 4.088 ; 4.088 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 4.195 ; 4.195 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 4.083 ; 4.083 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 4.161 ; 4.161 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 4.093 ; 4.093 ; Rise       ; clk                                              ;
; pc_load_sig   ; clk                                              ; 3.840 ; 3.840 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.567 ; 4.567 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.704 ; 4.704 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.026 ; 5.026 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.598 ; 4.598 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.687 ; 4.687 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.788 ; 4.788 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.672 ; 4.672 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.868 ; 4.868 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.014 ; 5.014 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.567 ; 4.567 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.576 ; 4.576 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.757 ; 4.757 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.962 ; 4.962 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.810 ; 4.810 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.809 ; 4.809 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.831 ; 4.831 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.683 ; 4.683 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;       ; 2.797 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 2.797 ;       ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -5.564   ; -1.227  ; -0.914   ; -0.691  ; -1.627              ;
;  clk                                              ; -5.564   ; -1.227  ; -0.914   ; -0.691  ; -1.627              ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.721   ; -0.787  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                   ; -536.716 ; -63.181 ; -14.624  ; -11.056 ; -521.892            ;
;  clk                                              ; -492.575 ; -62.172 ; -14.624  ; -11.056 ; -489.892            ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -44.141  ; -5.839  ; N/A      ; N/A     ; -32.000             ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 11.200 ; 11.200 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 11.200 ; 11.200 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 10.242 ; 10.242 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.320 ; 10.320 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 10.346 ; 10.346 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.592 ; 10.592 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 10.339 ; 10.339 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.212 ; 10.212 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.556 ; 10.556 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.335 ; 10.335 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 10.338 ; 10.338 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 10.849 ; 10.849 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.569 ; 10.569 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.542 ; 10.542 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 10.484 ; 10.484 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.043 ; 10.043 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.351 ; 10.351 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 8.660  ; 8.660  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.472  ; 7.472  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 7.325  ; 7.325  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 7.365  ; 7.365  ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 7.362  ; 7.362  ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 7.472  ; 7.472  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.330  ; 7.330  ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 7.017  ; 7.017  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 7.023  ; 7.023  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.352  ; 7.352  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.021  ; 7.021  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.389  ; 7.389  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.371  ; 7.371  ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 7.397  ; 7.397  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 7.659  ; 7.659  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 7.456  ; 7.456  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 7.365  ; 7.365  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 7.350  ; 7.350  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.329  ; 7.329  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 7.382  ; 7.382  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 7.471  ; 7.471  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.149  ; 7.149  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.099  ; 7.099  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 7.352  ; 7.352  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.286  ; 7.286  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.316  ; 7.316  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 7.389  ; 7.389  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 7.659  ; 7.659  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 7.387  ; 7.387  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 7.574  ; 7.574  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.397  ; 7.397  ; Rise       ; clk                                              ;
; pc_load_sig   ; clk                                              ; 7.607  ; 7.607  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.688  ; 9.688  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.966  ; 8.966  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.578  ; 9.578  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.767  ; 8.767  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.942  ; 8.942  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.159  ; 9.159  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.923  ; 8.923  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.276  ; 9.276  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.688  ; 9.688  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.693  ; 8.693  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.734  ; 8.734  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.078  ; 9.078  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.436  ; 9.436  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.161  ; 9.161  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.226  ; 9.226  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.238  ; 9.238  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.939  ; 8.939  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;        ; 5.566  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.566  ;        ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.862 ; 5.862 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 6.455 ; 6.455 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.981 ; 5.981 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 5.984 ; 5.984 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 6.002 ; 6.002 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 6.134 ; 6.134 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.998 ; 5.998 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 5.923 ; 5.923 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 6.096 ; 6.096 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.999 ; 5.999 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.992 ; 5.992 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 6.311 ; 6.311 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 6.110 ; 6.110 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 6.086 ; 6.086 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 6.052 ; 6.052 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.862 ; 5.862 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 6.009 ; 6.009 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 4.241 ; 4.241 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.893 ; 3.893 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 4.036 ; 4.036 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 4.069 ; 4.069 ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 4.073 ; 4.073 ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 4.144 ; 4.144 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 4.039 ; 4.039 ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 3.897 ; 3.897 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.893 ; 3.893 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 4.054 ; 4.054 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 3.894 ; 3.894 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 4.085 ; 4.085 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 4.066 ; 4.066 ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.941 ; 3.941 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 4.098 ; 4.098 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 4.064 ; 4.064 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 4.059 ; 4.059 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.037 ; 4.037 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 4.076 ; 4.076 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 4.140 ; 4.140 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 3.983 ; 3.983 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 3.941 ; 3.941 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 4.061 ; 4.061 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.028 ; 4.028 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.027 ; 4.027 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 4.088 ; 4.088 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 4.195 ; 4.195 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 4.083 ; 4.083 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 4.161 ; 4.161 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 4.093 ; 4.093 ; Rise       ; clk                                              ;
; pc_load_sig   ; clk                                              ; 3.840 ; 3.840 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.567 ; 4.567 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.704 ; 4.704 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.026 ; 5.026 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.598 ; 4.598 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.687 ; 4.687 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.788 ; 4.788 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.672 ; 4.672 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.868 ; 4.868 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.014 ; 5.014 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.567 ; 4.567 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.576 ; 4.576 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.757 ; 4.757 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.962 ; 4.962 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.810 ; 4.810 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.809 ; 4.809 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.831 ; 4.831 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.683 ; 4.683 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;       ; 2.797 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 2.797 ;       ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 9934     ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 737      ; 425      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 432      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 9934     ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 737      ; 425      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 432      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 48       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 48       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 163   ; 163  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Aug 14 11:06:42 2024
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name control:controlunit|reg4:statereg|flipflop:ff0|q control:controlunit|reg4:statereg|flipflop:ff0|q
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.564      -492.575 clk 
    Info (332119):    -1.721       -44.141 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case hold slack is -1.227
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.227       -42.990 clk 
    Info (332119):    -0.787        -5.839 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case recovery slack is -0.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.914       -14.624 clk 
Info (332146): Worst-case removal slack is -0.691
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.691       -11.056 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -489.892 clk 
    Info (332119):    -0.500       -32.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.078
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.078      -196.998 clk 
    Info (332119):    -0.922       -24.486 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case hold slack is -1.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.035       -62.172 clk 
    Info (332119):    -0.271        -1.009 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case recovery slack is 0.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.216         0.000 clk 
Info (332146): Worst-case removal slack is -0.664
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.664       -10.624 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -489.892 clk 
    Info (332119):    -0.500       -32.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 492 megabytes
    Info: Processing ended: Wed Aug 14 11:06:42 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


