DECL|ADC_AWD_CR12_REGOFFSETGAP_MASK|macro|ADC_AWD_CR12_REGOFFSETGAP_MASK
DECL|ADC_AWD_CR12_REGOFFSETGAP_VAL|macro|ADC_AWD_CR12_REGOFFSETGAP_VAL
DECL|ADC_AWD_CR1_CHANNEL_MASK|macro|ADC_AWD_CR1_CHANNEL_MASK
DECL|ADC_AWD_CR1_REGOFFSET|macro|ADC_AWD_CR1_REGOFFSET
DECL|ADC_AWD_CR23_CHANNEL_MASK|macro|ADC_AWD_CR23_CHANNEL_MASK
DECL|ADC_AWD_CR2_REGOFFSET|macro|ADC_AWD_CR2_REGOFFSET
DECL|ADC_AWD_CR3_REGOFFSET|macro|ADC_AWD_CR3_REGOFFSET
DECL|ADC_AWD_CRX_REGOFFSET_MASK|macro|ADC_AWD_CRX_REGOFFSET_MASK
DECL|ADC_AWD_CR_ALL_CHANNEL_MASK|macro|ADC_AWD_CR_ALL_CHANNEL_MASK
DECL|ADC_AWD_TR1_REGOFFSET|macro|ADC_AWD_TR1_REGOFFSET
DECL|ADC_AWD_TR2_REGOFFSET|macro|ADC_AWD_TR2_REGOFFSET
DECL|ADC_AWD_TR3_REGOFFSET|macro|ADC_AWD_TR3_REGOFFSET
DECL|ADC_AWD_TRX_REGOFFSET_MASK|macro|ADC_AWD_TRX_REGOFFSET_MASK
DECL|ADC_CFGR_AWD1EN_BITOFFSET_POS|macro|ADC_CFGR_AWD1EN_BITOFFSET_POS
DECL|ADC_CFGR_AWD1SGL_BITOFFSET_POS|macro|ADC_CFGR_AWD1SGL_BITOFFSET_POS
DECL|ADC_CFGR_JAWD1EN_BITOFFSET_POS|macro|ADC_CFGR_JAWD1EN_BITOFFSET_POS
DECL|ADC_CFGR_RES_BITOFFSET_POS|macro|ADC_CFGR_RES_BITOFFSET_POS
DECL|ADC_CHANNEL_0_BITFIELD|macro|ADC_CHANNEL_0_BITFIELD
DECL|ADC_CHANNEL_0_NUMBER|macro|ADC_CHANNEL_0_NUMBER
DECL|ADC_CHANNEL_0_SMP|macro|ADC_CHANNEL_0_SMP
DECL|ADC_CHANNEL_10_BITFIELD|macro|ADC_CHANNEL_10_BITFIELD
DECL|ADC_CHANNEL_10_NUMBER|macro|ADC_CHANNEL_10_NUMBER
DECL|ADC_CHANNEL_10_SMP|macro|ADC_CHANNEL_10_SMP
DECL|ADC_CHANNEL_11_BITFIELD|macro|ADC_CHANNEL_11_BITFIELD
DECL|ADC_CHANNEL_11_NUMBER|macro|ADC_CHANNEL_11_NUMBER
DECL|ADC_CHANNEL_11_SMP|macro|ADC_CHANNEL_11_SMP
DECL|ADC_CHANNEL_12_BITFIELD|macro|ADC_CHANNEL_12_BITFIELD
DECL|ADC_CHANNEL_12_NUMBER|macro|ADC_CHANNEL_12_NUMBER
DECL|ADC_CHANNEL_12_SMP|macro|ADC_CHANNEL_12_SMP
DECL|ADC_CHANNEL_13_BITFIELD|macro|ADC_CHANNEL_13_BITFIELD
DECL|ADC_CHANNEL_13_NUMBER|macro|ADC_CHANNEL_13_NUMBER
DECL|ADC_CHANNEL_13_SMP|macro|ADC_CHANNEL_13_SMP
DECL|ADC_CHANNEL_14_BITFIELD|macro|ADC_CHANNEL_14_BITFIELD
DECL|ADC_CHANNEL_14_NUMBER|macro|ADC_CHANNEL_14_NUMBER
DECL|ADC_CHANNEL_14_SMP|macro|ADC_CHANNEL_14_SMP
DECL|ADC_CHANNEL_15_BITFIELD|macro|ADC_CHANNEL_15_BITFIELD
DECL|ADC_CHANNEL_15_NUMBER|macro|ADC_CHANNEL_15_NUMBER
DECL|ADC_CHANNEL_15_SMP|macro|ADC_CHANNEL_15_SMP
DECL|ADC_CHANNEL_16_BITFIELD|macro|ADC_CHANNEL_16_BITFIELD
DECL|ADC_CHANNEL_16_NUMBER|macro|ADC_CHANNEL_16_NUMBER
DECL|ADC_CHANNEL_16_SMP|macro|ADC_CHANNEL_16_SMP
DECL|ADC_CHANNEL_17_BITFIELD|macro|ADC_CHANNEL_17_BITFIELD
DECL|ADC_CHANNEL_17_NUMBER|macro|ADC_CHANNEL_17_NUMBER
DECL|ADC_CHANNEL_17_SMP|macro|ADC_CHANNEL_17_SMP
DECL|ADC_CHANNEL_18_BITFIELD|macro|ADC_CHANNEL_18_BITFIELD
DECL|ADC_CHANNEL_18_NUMBER|macro|ADC_CHANNEL_18_NUMBER
DECL|ADC_CHANNEL_18_SMP|macro|ADC_CHANNEL_18_SMP
DECL|ADC_CHANNEL_1_BITFIELD|macro|ADC_CHANNEL_1_BITFIELD
DECL|ADC_CHANNEL_1_NUMBER|macro|ADC_CHANNEL_1_NUMBER
DECL|ADC_CHANNEL_1_SMP|macro|ADC_CHANNEL_1_SMP
DECL|ADC_CHANNEL_2_BITFIELD|macro|ADC_CHANNEL_2_BITFIELD
DECL|ADC_CHANNEL_2_NUMBER|macro|ADC_CHANNEL_2_NUMBER
DECL|ADC_CHANNEL_2_SMP|macro|ADC_CHANNEL_2_SMP
DECL|ADC_CHANNEL_3_BITFIELD|macro|ADC_CHANNEL_3_BITFIELD
DECL|ADC_CHANNEL_3_NUMBER|macro|ADC_CHANNEL_3_NUMBER
DECL|ADC_CHANNEL_3_SMP|macro|ADC_CHANNEL_3_SMP
DECL|ADC_CHANNEL_4_BITFIELD|macro|ADC_CHANNEL_4_BITFIELD
DECL|ADC_CHANNEL_4_NUMBER|macro|ADC_CHANNEL_4_NUMBER
DECL|ADC_CHANNEL_4_SMP|macro|ADC_CHANNEL_4_SMP
DECL|ADC_CHANNEL_5_BITFIELD|macro|ADC_CHANNEL_5_BITFIELD
DECL|ADC_CHANNEL_5_NUMBER|macro|ADC_CHANNEL_5_NUMBER
DECL|ADC_CHANNEL_5_SMP|macro|ADC_CHANNEL_5_SMP
DECL|ADC_CHANNEL_6_BITFIELD|macro|ADC_CHANNEL_6_BITFIELD
DECL|ADC_CHANNEL_6_NUMBER|macro|ADC_CHANNEL_6_NUMBER
DECL|ADC_CHANNEL_6_SMP|macro|ADC_CHANNEL_6_SMP
DECL|ADC_CHANNEL_7_BITFIELD|macro|ADC_CHANNEL_7_BITFIELD
DECL|ADC_CHANNEL_7_NUMBER|macro|ADC_CHANNEL_7_NUMBER
DECL|ADC_CHANNEL_7_SMP|macro|ADC_CHANNEL_7_SMP
DECL|ADC_CHANNEL_8_BITFIELD|macro|ADC_CHANNEL_8_BITFIELD
DECL|ADC_CHANNEL_8_NUMBER|macro|ADC_CHANNEL_8_NUMBER
DECL|ADC_CHANNEL_8_SMP|macro|ADC_CHANNEL_8_SMP
DECL|ADC_CHANNEL_9_BITFIELD|macro|ADC_CHANNEL_9_BITFIELD
DECL|ADC_CHANNEL_9_NUMBER|macro|ADC_CHANNEL_9_NUMBER
DECL|ADC_CHANNEL_9_SMP|macro|ADC_CHANNEL_9_SMP
DECL|ADC_CHANNEL_ID_BITFIELD_MASK|macro|ADC_CHANNEL_ID_BITFIELD_MASK
DECL|ADC_CHANNEL_ID_INTERNAL_CH_2|macro|ADC_CHANNEL_ID_INTERNAL_CH_2
DECL|ADC_CHANNEL_ID_INTERNAL_CH_MASK|macro|ADC_CHANNEL_ID_INTERNAL_CH_MASK
DECL|ADC_CHANNEL_ID_INTERNAL_CH|macro|ADC_CHANNEL_ID_INTERNAL_CH
DECL|ADC_CHANNEL_ID_MASK|macro|ADC_CHANNEL_ID_MASK
DECL|ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS|macro|ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
DECL|ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0|macro|ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0
DECL|ADC_CHANNEL_ID_NUMBER_MASK|macro|ADC_CHANNEL_ID_NUMBER_MASK
DECL|ADC_CHANNEL_SMPRX_REGOFFSET_MASK|macro|ADC_CHANNEL_SMPRX_REGOFFSET_MASK
DECL|ADC_CHANNEL_SMPx_BITOFFSET_MASK|macro|ADC_CHANNEL_SMPx_BITOFFSET_MASK
DECL|ADC_CHANNEL_SMPx_BITOFFSET_POS|macro|ADC_CHANNEL_SMPx_BITOFFSET_POS
DECL|ADC_CR_BITS_PROPERTY_RS|macro|ADC_CR_BITS_PROPERTY_RS
DECL|ADC_INJ_JDRX_REGOFFSET_MASK|macro|ADC_INJ_JDRX_REGOFFSET_MASK
DECL|ADC_INJ_RANK_1_JSQR_BITOFFSET_POS|macro|ADC_INJ_RANK_1_JSQR_BITOFFSET_POS
DECL|ADC_INJ_RANK_2_JSQR_BITOFFSET_POS|macro|ADC_INJ_RANK_2_JSQR_BITOFFSET_POS
DECL|ADC_INJ_RANK_3_JSQR_BITOFFSET_POS|macro|ADC_INJ_RANK_3_JSQR_BITOFFSET_POS
DECL|ADC_INJ_RANK_4_JSQR_BITOFFSET_POS|macro|ADC_INJ_RANK_4_JSQR_BITOFFSET_POS
DECL|ADC_INJ_RANK_ID_JSQR_MASK|macro|ADC_INJ_RANK_ID_JSQR_MASK
DECL|ADC_INJ_TRIG_EDGE_MASK|macro|ADC_INJ_TRIG_EDGE_MASK
DECL|ADC_INJ_TRIG_EXTEN_BITOFFSET_POS|macro|ADC_INJ_TRIG_EXTEN_BITOFFSET_POS
DECL|ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS|macro|ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS
DECL|ADC_INJ_TRIG_EXT_EDGE_DEFAULT|macro|ADC_INJ_TRIG_EXT_EDGE_DEFAULT
DECL|ADC_INJ_TRIG_SOURCE_MASK|macro|ADC_INJ_TRIG_SOURCE_MASK
DECL|ADC_JDR1_REGOFFSET|macro|ADC_JDR1_REGOFFSET
DECL|ADC_JDR2_REGOFFSET|macro|ADC_JDR2_REGOFFSET
DECL|ADC_JDR3_REGOFFSET|macro|ADC_JDR3_REGOFFSET
DECL|ADC_JDR4_REGOFFSET|macro|ADC_JDR4_REGOFFSET
DECL|ADC_OFR1_REGOFFSET|macro|ADC_OFR1_REGOFFSET
DECL|ADC_OFR2_REGOFFSET|macro|ADC_OFR2_REGOFFSET
DECL|ADC_OFR3_REGOFFSET|macro|ADC_OFR3_REGOFFSET
DECL|ADC_OFR4_REGOFFSET|macro|ADC_OFR4_REGOFFSET
DECL|ADC_OFRx_REGOFFSET_MASK|macro|ADC_OFRx_REGOFFSET_MASK
DECL|ADC_REG_RANK_10_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_10_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_11_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_11_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_12_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_12_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_13_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_13_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_14_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_14_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_15_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_15_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_16_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_16_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_1_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_1_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_2_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_2_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_3_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_3_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_4_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_4_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_5_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_5_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_6_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_6_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_7_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_7_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_8_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_8_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_9_SQRX_BITOFFSET_POS|macro|ADC_REG_RANK_9_SQRX_BITOFFSET_POS
DECL|ADC_REG_RANK_ID_SQRX_MASK|macro|ADC_REG_RANK_ID_SQRX_MASK
DECL|ADC_REG_SQRX_REGOFFSET_MASK|macro|ADC_REG_SQRX_REGOFFSET_MASK
DECL|ADC_REG_TRIG_EDGE_MASK|macro|ADC_REG_TRIG_EDGE_MASK
DECL|ADC_REG_TRIG_EXTEN_BITOFFSET_POS|macro|ADC_REG_TRIG_EXTEN_BITOFFSET_POS
DECL|ADC_REG_TRIG_EXTSEL_BITOFFSET_POS|macro|ADC_REG_TRIG_EXTSEL_BITOFFSET_POS
DECL|ADC_REG_TRIG_EXT_EDGE_DEFAULT|macro|ADC_REG_TRIG_EXT_EDGE_DEFAULT
DECL|ADC_REG_TRIG_SOURCE_MASK|macro|ADC_REG_TRIG_SOURCE_MASK
DECL|ADC_SINGLEDIFF_CALIB_FACTOR_MASK|macro|ADC_SINGLEDIFF_CALIB_FACTOR_MASK
DECL|ADC_SINGLEDIFF_CALIB_START_MASK|macro|ADC_SINGLEDIFF_CALIB_START_MASK
DECL|ADC_SINGLEDIFF_CHANNEL_MASK|macro|ADC_SINGLEDIFF_CHANNEL_MASK
DECL|ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK|macro|ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK
DECL|ADC_SMPR1_REGOFFSET|macro|ADC_SMPR1_REGOFFSET
DECL|ADC_SMPR2_REGOFFSET|macro|ADC_SMPR2_REGOFFSET
DECL|ADC_SQR1_REGOFFSET|macro|ADC_SQR1_REGOFFSET
DECL|ADC_SQR2_REGOFFSET|macro|ADC_SQR2_REGOFFSET
DECL|ADC_SQR3_REGOFFSET|macro|ADC_SQR3_REGOFFSET
DECL|ADC_SQR4_REGOFFSET|macro|ADC_SQR4_REGOFFSET
DECL|ADC_TR1_HT1_BITOFFSET_POS|macro|ADC_TR1_HT1_BITOFFSET_POS
DECL|CommonClock|member|uint32_t CommonClock; /*!< Set parameter common to several ADC: Clock source and prescaler.
DECL|ContinuousMode|member|uint32_t ContinuousMode; /*!< Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically).
DECL|DMATransfer|member|uint32_t DMATransfer; /*!< Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.
DECL|DataAlignment|member|uint32_t DataAlignment; /*!< Set ADC conversion data alignment.
DECL|LL_ADC_AWD1|macro|LL_ADC_AWD1
DECL|LL_ADC_AWD2|macro|LL_ADC_AWD2
DECL|LL_ADC_AWD3|macro|LL_ADC_AWD3
DECL|LL_ADC_AWD_ALL_CHANNELS_INJ|macro|LL_ADC_AWD_ALL_CHANNELS_INJ
DECL|LL_ADC_AWD_ALL_CHANNELS_REG_INJ|macro|LL_ADC_AWD_ALL_CHANNELS_REG_INJ
DECL|LL_ADC_AWD_ALL_CHANNELS_REG|macro|LL_ADC_AWD_ALL_CHANNELS_REG
DECL|LL_ADC_AWD_CHANNEL_0_INJ|macro|LL_ADC_AWD_CHANNEL_0_INJ
DECL|LL_ADC_AWD_CHANNEL_0_REG_INJ|macro|LL_ADC_AWD_CHANNEL_0_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_0_REG|macro|LL_ADC_AWD_CHANNEL_0_REG
DECL|LL_ADC_AWD_CHANNEL_10_INJ|macro|LL_ADC_AWD_CHANNEL_10_INJ
DECL|LL_ADC_AWD_CHANNEL_10_REG_INJ|macro|LL_ADC_AWD_CHANNEL_10_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_10_REG|macro|LL_ADC_AWD_CHANNEL_10_REG
DECL|LL_ADC_AWD_CHANNEL_11_INJ|macro|LL_ADC_AWD_CHANNEL_11_INJ
DECL|LL_ADC_AWD_CHANNEL_11_REG_INJ|macro|LL_ADC_AWD_CHANNEL_11_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_11_REG|macro|LL_ADC_AWD_CHANNEL_11_REG
DECL|LL_ADC_AWD_CHANNEL_12_INJ|macro|LL_ADC_AWD_CHANNEL_12_INJ
DECL|LL_ADC_AWD_CHANNEL_12_REG_INJ|macro|LL_ADC_AWD_CHANNEL_12_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_12_REG|macro|LL_ADC_AWD_CHANNEL_12_REG
DECL|LL_ADC_AWD_CHANNEL_13_INJ|macro|LL_ADC_AWD_CHANNEL_13_INJ
DECL|LL_ADC_AWD_CHANNEL_13_REG_INJ|macro|LL_ADC_AWD_CHANNEL_13_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_13_REG|macro|LL_ADC_AWD_CHANNEL_13_REG
DECL|LL_ADC_AWD_CHANNEL_14_INJ|macro|LL_ADC_AWD_CHANNEL_14_INJ
DECL|LL_ADC_AWD_CHANNEL_14_REG_INJ|macro|LL_ADC_AWD_CHANNEL_14_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_14_REG|macro|LL_ADC_AWD_CHANNEL_14_REG
DECL|LL_ADC_AWD_CHANNEL_15_INJ|macro|LL_ADC_AWD_CHANNEL_15_INJ
DECL|LL_ADC_AWD_CHANNEL_15_REG_INJ|macro|LL_ADC_AWD_CHANNEL_15_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_15_REG|macro|LL_ADC_AWD_CHANNEL_15_REG
DECL|LL_ADC_AWD_CHANNEL_16_INJ|macro|LL_ADC_AWD_CHANNEL_16_INJ
DECL|LL_ADC_AWD_CHANNEL_16_REG_INJ|macro|LL_ADC_AWD_CHANNEL_16_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_16_REG|macro|LL_ADC_AWD_CHANNEL_16_REG
DECL|LL_ADC_AWD_CHANNEL_17_INJ|macro|LL_ADC_AWD_CHANNEL_17_INJ
DECL|LL_ADC_AWD_CHANNEL_17_REG_INJ|macro|LL_ADC_AWD_CHANNEL_17_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_17_REG|macro|LL_ADC_AWD_CHANNEL_17_REG
DECL|LL_ADC_AWD_CHANNEL_18_INJ|macro|LL_ADC_AWD_CHANNEL_18_INJ
DECL|LL_ADC_AWD_CHANNEL_18_REG_INJ|macro|LL_ADC_AWD_CHANNEL_18_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_18_REG|macro|LL_ADC_AWD_CHANNEL_18_REG
DECL|LL_ADC_AWD_CHANNEL_1_INJ|macro|LL_ADC_AWD_CHANNEL_1_INJ
DECL|LL_ADC_AWD_CHANNEL_1_REG_INJ|macro|LL_ADC_AWD_CHANNEL_1_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_1_REG|macro|LL_ADC_AWD_CHANNEL_1_REG
DECL|LL_ADC_AWD_CHANNEL_2_INJ|macro|LL_ADC_AWD_CHANNEL_2_INJ
DECL|LL_ADC_AWD_CHANNEL_2_REG_INJ|macro|LL_ADC_AWD_CHANNEL_2_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_2_REG|macro|LL_ADC_AWD_CHANNEL_2_REG
DECL|LL_ADC_AWD_CHANNEL_3_INJ|macro|LL_ADC_AWD_CHANNEL_3_INJ
DECL|LL_ADC_AWD_CHANNEL_3_REG_INJ|macro|LL_ADC_AWD_CHANNEL_3_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_3_REG|macro|LL_ADC_AWD_CHANNEL_3_REG
DECL|LL_ADC_AWD_CHANNEL_4_INJ|macro|LL_ADC_AWD_CHANNEL_4_INJ
DECL|LL_ADC_AWD_CHANNEL_4_REG_INJ|macro|LL_ADC_AWD_CHANNEL_4_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_4_REG|macro|LL_ADC_AWD_CHANNEL_4_REG
DECL|LL_ADC_AWD_CHANNEL_5_INJ|macro|LL_ADC_AWD_CHANNEL_5_INJ
DECL|LL_ADC_AWD_CHANNEL_5_REG_INJ|macro|LL_ADC_AWD_CHANNEL_5_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_5_REG|macro|LL_ADC_AWD_CHANNEL_5_REG
DECL|LL_ADC_AWD_CHANNEL_6_INJ|macro|LL_ADC_AWD_CHANNEL_6_INJ
DECL|LL_ADC_AWD_CHANNEL_6_REG_INJ|macro|LL_ADC_AWD_CHANNEL_6_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_6_REG|macro|LL_ADC_AWD_CHANNEL_6_REG
DECL|LL_ADC_AWD_CHANNEL_7_INJ|macro|LL_ADC_AWD_CHANNEL_7_INJ
DECL|LL_ADC_AWD_CHANNEL_7_REG_INJ|macro|LL_ADC_AWD_CHANNEL_7_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_7_REG|macro|LL_ADC_AWD_CHANNEL_7_REG
DECL|LL_ADC_AWD_CHANNEL_8_INJ|macro|LL_ADC_AWD_CHANNEL_8_INJ
DECL|LL_ADC_AWD_CHANNEL_8_REG_INJ|macro|LL_ADC_AWD_CHANNEL_8_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_8_REG|macro|LL_ADC_AWD_CHANNEL_8_REG
DECL|LL_ADC_AWD_CHANNEL_9_INJ|macro|LL_ADC_AWD_CHANNEL_9_INJ
DECL|LL_ADC_AWD_CHANNEL_9_REG_INJ|macro|LL_ADC_AWD_CHANNEL_9_REG_INJ
DECL|LL_ADC_AWD_CHANNEL_9_REG|macro|LL_ADC_AWD_CHANNEL_9_REG
DECL|LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ|macro|LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ
DECL|LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ|macro|LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ
DECL|LL_ADC_AWD_CH_DAC1CH1_ADC2_REG|macro|LL_ADC_AWD_CH_DAC1CH1_ADC2_REG
DECL|LL_ADC_AWD_CH_DAC1CH1_ADC3_INJ|macro|LL_ADC_AWD_CH_DAC1CH1_ADC3_INJ
DECL|LL_ADC_AWD_CH_DAC1CH1_ADC3_REG_INJ|macro|LL_ADC_AWD_CH_DAC1CH1_ADC3_REG_INJ
DECL|LL_ADC_AWD_CH_DAC1CH1_ADC3_REG|macro|LL_ADC_AWD_CH_DAC1CH1_ADC3_REG
DECL|LL_ADC_AWD_CH_DAC1CH1_INJ|macro|LL_ADC_AWD_CH_DAC1CH1_INJ
DECL|LL_ADC_AWD_CH_DAC1CH1_REG_INJ|macro|LL_ADC_AWD_CH_DAC1CH1_REG_INJ
DECL|LL_ADC_AWD_CH_DAC1CH1_REG|macro|LL_ADC_AWD_CH_DAC1CH1_REG
DECL|LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ|macro|LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ
DECL|LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ|macro|LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ
DECL|LL_ADC_AWD_CH_DAC1CH2_ADC2_REG|macro|LL_ADC_AWD_CH_DAC1CH2_ADC2_REG
DECL|LL_ADC_AWD_CH_DAC1CH2_ADC3_INJ|macro|LL_ADC_AWD_CH_DAC1CH2_ADC3_INJ
DECL|LL_ADC_AWD_CH_DAC1CH2_ADC3_REG_INJ|macro|LL_ADC_AWD_CH_DAC1CH2_ADC3_REG_INJ
DECL|LL_ADC_AWD_CH_DAC1CH2_ADC3_REG|macro|LL_ADC_AWD_CH_DAC1CH2_ADC3_REG
DECL|LL_ADC_AWD_CH_DAC1CH2_INJ|macro|LL_ADC_AWD_CH_DAC1CH2_INJ
DECL|LL_ADC_AWD_CH_DAC1CH2_REG_INJ|macro|LL_ADC_AWD_CH_DAC1CH2_REG_INJ
DECL|LL_ADC_AWD_CH_DAC1CH2_REG|macro|LL_ADC_AWD_CH_DAC1CH2_REG
DECL|LL_ADC_AWD_CH_TEMPSENSOR_INJ|macro|LL_ADC_AWD_CH_TEMPSENSOR_INJ
DECL|LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ|macro|LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ
DECL|LL_ADC_AWD_CH_TEMPSENSOR_REG|macro|LL_ADC_AWD_CH_TEMPSENSOR_REG
DECL|LL_ADC_AWD_CH_VBAT_INJ|macro|LL_ADC_AWD_CH_VBAT_INJ
DECL|LL_ADC_AWD_CH_VBAT_REG_INJ|macro|LL_ADC_AWD_CH_VBAT_REG_INJ
DECL|LL_ADC_AWD_CH_VBAT_REG|macro|LL_ADC_AWD_CH_VBAT_REG
DECL|LL_ADC_AWD_CH_VREFINT_INJ|macro|LL_ADC_AWD_CH_VREFINT_INJ
DECL|LL_ADC_AWD_CH_VREFINT_REG_INJ|macro|LL_ADC_AWD_CH_VREFINT_REG_INJ
DECL|LL_ADC_AWD_CH_VREFINT_REG|macro|LL_ADC_AWD_CH_VREFINT_REG
DECL|LL_ADC_AWD_DISABLE|macro|LL_ADC_AWD_DISABLE
DECL|LL_ADC_AWD_THRESHOLDS_HIGH_LOW|macro|LL_ADC_AWD_THRESHOLDS_HIGH_LOW
DECL|LL_ADC_AWD_THRESHOLD_HIGH|macro|LL_ADC_AWD_THRESHOLD_HIGH
DECL|LL_ADC_AWD_THRESHOLD_LOW|macro|LL_ADC_AWD_THRESHOLD_LOW
DECL|LL_ADC_BOTH_SINGLE_DIFF_ENDED|macro|LL_ADC_BOTH_SINGLE_DIFF_ENDED
DECL|LL_ADC_CHANNEL_0|macro|LL_ADC_CHANNEL_0
DECL|LL_ADC_CHANNEL_10|macro|LL_ADC_CHANNEL_10
DECL|LL_ADC_CHANNEL_11|macro|LL_ADC_CHANNEL_11
DECL|LL_ADC_CHANNEL_12|macro|LL_ADC_CHANNEL_12
DECL|LL_ADC_CHANNEL_13|macro|LL_ADC_CHANNEL_13
DECL|LL_ADC_CHANNEL_14|macro|LL_ADC_CHANNEL_14
DECL|LL_ADC_CHANNEL_15|macro|LL_ADC_CHANNEL_15
DECL|LL_ADC_CHANNEL_16|macro|LL_ADC_CHANNEL_16
DECL|LL_ADC_CHANNEL_17|macro|LL_ADC_CHANNEL_17
DECL|LL_ADC_CHANNEL_18|macro|LL_ADC_CHANNEL_18
DECL|LL_ADC_CHANNEL_1|macro|LL_ADC_CHANNEL_1
DECL|LL_ADC_CHANNEL_2|macro|LL_ADC_CHANNEL_2
DECL|LL_ADC_CHANNEL_3|macro|LL_ADC_CHANNEL_3
DECL|LL_ADC_CHANNEL_4|macro|LL_ADC_CHANNEL_4
DECL|LL_ADC_CHANNEL_5|macro|LL_ADC_CHANNEL_5
DECL|LL_ADC_CHANNEL_6|macro|LL_ADC_CHANNEL_6
DECL|LL_ADC_CHANNEL_7|macro|LL_ADC_CHANNEL_7
DECL|LL_ADC_CHANNEL_8|macro|LL_ADC_CHANNEL_8
DECL|LL_ADC_CHANNEL_9|macro|LL_ADC_CHANNEL_9
DECL|LL_ADC_CHANNEL_DAC1CH1_ADC2|macro|LL_ADC_CHANNEL_DAC1CH1_ADC2
DECL|LL_ADC_CHANNEL_DAC1CH1_ADC3|macro|LL_ADC_CHANNEL_DAC1CH1_ADC3
DECL|LL_ADC_CHANNEL_DAC1CH1|macro|LL_ADC_CHANNEL_DAC1CH1
DECL|LL_ADC_CHANNEL_DAC1CH2_ADC2|macro|LL_ADC_CHANNEL_DAC1CH2_ADC2
DECL|LL_ADC_CHANNEL_DAC1CH2_ADC3|macro|LL_ADC_CHANNEL_DAC1CH2_ADC3
DECL|LL_ADC_CHANNEL_DAC1CH2|macro|LL_ADC_CHANNEL_DAC1CH2
DECL|LL_ADC_CHANNEL_TEMPSENSOR|macro|LL_ADC_CHANNEL_TEMPSENSOR
DECL|LL_ADC_CHANNEL_VBAT|macro|LL_ADC_CHANNEL_VBAT
DECL|LL_ADC_CHANNEL_VREFINT|macro|LL_ADC_CHANNEL_VREFINT
DECL|LL_ADC_CLOCK_ASYNC_DIV10|macro|LL_ADC_CLOCK_ASYNC_DIV10
DECL|LL_ADC_CLOCK_ASYNC_DIV128|macro|LL_ADC_CLOCK_ASYNC_DIV128
DECL|LL_ADC_CLOCK_ASYNC_DIV12|macro|LL_ADC_CLOCK_ASYNC_DIV12
DECL|LL_ADC_CLOCK_ASYNC_DIV16|macro|LL_ADC_CLOCK_ASYNC_DIV16
DECL|LL_ADC_CLOCK_ASYNC_DIV1|macro|LL_ADC_CLOCK_ASYNC_DIV1
DECL|LL_ADC_CLOCK_ASYNC_DIV256|macro|LL_ADC_CLOCK_ASYNC_DIV256
DECL|LL_ADC_CLOCK_ASYNC_DIV2|macro|LL_ADC_CLOCK_ASYNC_DIV2
DECL|LL_ADC_CLOCK_ASYNC_DIV32|macro|LL_ADC_CLOCK_ASYNC_DIV32
DECL|LL_ADC_CLOCK_ASYNC_DIV4|macro|LL_ADC_CLOCK_ASYNC_DIV4
DECL|LL_ADC_CLOCK_ASYNC_DIV64|macro|LL_ADC_CLOCK_ASYNC_DIV64
DECL|LL_ADC_CLOCK_ASYNC_DIV6|macro|LL_ADC_CLOCK_ASYNC_DIV6
DECL|LL_ADC_CLOCK_ASYNC_DIV8|macro|LL_ADC_CLOCK_ASYNC_DIV8
DECL|LL_ADC_CLOCK_SYNC_PCLK_DIV1|macro|LL_ADC_CLOCK_SYNC_PCLK_DIV1
DECL|LL_ADC_CLOCK_SYNC_PCLK_DIV2|macro|LL_ADC_CLOCK_SYNC_PCLK_DIV2
DECL|LL_ADC_CLOCK_SYNC_PCLK_DIV4|macro|LL_ADC_CLOCK_SYNC_PCLK_DIV4
DECL|LL_ADC_ClearFlag_ADRDY|function|__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_AWD1|function|__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_AWD2|function|__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_AWD3|function|__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_EOC|function|__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_EOSMP|function|__STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_EOS|function|__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_JEOC|function|__STATIC_INLINE void LL_ADC_ClearFlag_JEOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_JEOS|function|__STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_JQOVF|function|__STATIC_INLINE void LL_ADC_ClearFlag_JQOVF(ADC_TypeDef *ADCx)
DECL|LL_ADC_ClearFlag_OVR|function|__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_CommonInitTypeDef|typedef|} LL_ADC_CommonInitTypeDef;
DECL|LL_ADC_ConfigAnalogWDThresholds|function|__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)
DECL|LL_ADC_ConfigOverSamplingRatioShift|function|__STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_t Shift)
DECL|LL_ADC_DATA_ALIGN_LEFT|macro|LL_ADC_DATA_ALIGN_LEFT
DECL|LL_ADC_DATA_ALIGN_RIGHT|macro|LL_ADC_DATA_ALIGN_RIGHT
DECL|LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES|macro|LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES
DECL|LL_ADC_DELAY_INTERNAL_REGUL_STAB_US|macro|LL_ADC_DELAY_INTERNAL_REGUL_STAB_US
DECL|LL_ADC_DELAY_TEMPSENSOR_STAB_US|macro|LL_ADC_DELAY_TEMPSENSOR_STAB_US
DECL|LL_ADC_DELAY_VREFINT_STAB_US|macro|LL_ADC_DELAY_VREFINT_STAB_US
DECL|LL_ADC_DIFFERENTIAL_ENDED|macro|LL_ADC_DIFFERENTIAL_ENDED
DECL|LL_ADC_DMA_GetRegAddr|function|__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
DECL|LL_ADC_DMA_GetRegAddr|function|__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
DECL|LL_ADC_DMA_REG_REGULAR_DATA_MULTI|macro|LL_ADC_DMA_REG_REGULAR_DATA_MULTI
DECL|LL_ADC_DMA_REG_REGULAR_DATA|macro|LL_ADC_DMA_REG_REGULAR_DATA
DECL|LL_ADC_DisableDeepPowerDown|function|__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_ADRDY|function|__STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_AWD1|function|__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_AWD2|function|__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_AWD3|function|__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_EOC|function|__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_EOSMP|function|__STATIC_INLINE void LL_ADC_DisableIT_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_EOS|function|__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_JEOC|function|__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_JEOS|function|__STATIC_INLINE void LL_ADC_DisableIT_JEOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_JQOVF|function|__STATIC_INLINE void LL_ADC_DisableIT_JQOVF(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableIT_OVR|function|__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_DisableInternalRegulator|function|__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
DECL|LL_ADC_Disable|function|__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableDeepPowerDown|function|__STATIC_INLINE void LL_ADC_EnableDeepPowerDown(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_ADRDY|function|__STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_AWD1|function|__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_AWD2|function|__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_AWD3|function|__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_EOC|function|__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_EOSMP|function|__STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_EOS|function|__STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_JEOC|function|__STATIC_INLINE void LL_ADC_EnableIT_JEOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_JEOS|function|__STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_JQOVF|function|__STATIC_INLINE void LL_ADC_EnableIT_JQOVF(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableIT_OVR|function|__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_EnableInternalRegulator|function|__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
DECL|LL_ADC_Enable|function|__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
DECL|LL_ADC_FLAG_ADRDY_MST|macro|LL_ADC_FLAG_ADRDY_MST
DECL|LL_ADC_FLAG_ADRDY_SLV|macro|LL_ADC_FLAG_ADRDY_SLV
DECL|LL_ADC_FLAG_ADRDY|macro|LL_ADC_FLAG_ADRDY
DECL|LL_ADC_FLAG_AWD1_MST|macro|LL_ADC_FLAG_AWD1_MST
DECL|LL_ADC_FLAG_AWD1_SLV|macro|LL_ADC_FLAG_AWD1_SLV
DECL|LL_ADC_FLAG_AWD1|macro|LL_ADC_FLAG_AWD1
DECL|LL_ADC_FLAG_AWD2_MST|macro|LL_ADC_FLAG_AWD2_MST
DECL|LL_ADC_FLAG_AWD2_SLV|macro|LL_ADC_FLAG_AWD2_SLV
DECL|LL_ADC_FLAG_AWD2|macro|LL_ADC_FLAG_AWD2
DECL|LL_ADC_FLAG_AWD3_MST|macro|LL_ADC_FLAG_AWD3_MST
DECL|LL_ADC_FLAG_AWD3_SLV|macro|LL_ADC_FLAG_AWD3_SLV
DECL|LL_ADC_FLAG_AWD3|macro|LL_ADC_FLAG_AWD3
DECL|LL_ADC_FLAG_EOC_MST|macro|LL_ADC_FLAG_EOC_MST
DECL|LL_ADC_FLAG_EOC_SLV|macro|LL_ADC_FLAG_EOC_SLV
DECL|LL_ADC_FLAG_EOC|macro|LL_ADC_FLAG_EOC
DECL|LL_ADC_FLAG_EOSMP_MST|macro|LL_ADC_FLAG_EOSMP_MST
DECL|LL_ADC_FLAG_EOSMP_SLV|macro|LL_ADC_FLAG_EOSMP_SLV
DECL|LL_ADC_FLAG_EOSMP|macro|LL_ADC_FLAG_EOSMP
DECL|LL_ADC_FLAG_EOS_MST|macro|LL_ADC_FLAG_EOS_MST
DECL|LL_ADC_FLAG_EOS_SLV|macro|LL_ADC_FLAG_EOS_SLV
DECL|LL_ADC_FLAG_EOS|macro|LL_ADC_FLAG_EOS
DECL|LL_ADC_FLAG_JEOC_MST|macro|LL_ADC_FLAG_JEOC_MST
DECL|LL_ADC_FLAG_JEOC_SLV|macro|LL_ADC_FLAG_JEOC_SLV
DECL|LL_ADC_FLAG_JEOC|macro|LL_ADC_FLAG_JEOC
DECL|LL_ADC_FLAG_JEOS_MST|macro|LL_ADC_FLAG_JEOS_MST
DECL|LL_ADC_FLAG_JEOS_SLV|macro|LL_ADC_FLAG_JEOS_SLV
DECL|LL_ADC_FLAG_JEOS|macro|LL_ADC_FLAG_JEOS
DECL|LL_ADC_FLAG_JQOVF_MST|macro|LL_ADC_FLAG_JQOVF_MST
DECL|LL_ADC_FLAG_JQOVF_SLV|macro|LL_ADC_FLAG_JQOVF_SLV
DECL|LL_ADC_FLAG_JQOVF|macro|LL_ADC_FLAG_JQOVF
DECL|LL_ADC_FLAG_OVR_MST|macro|LL_ADC_FLAG_OVR_MST
DECL|LL_ADC_FLAG_OVR_SLV|macro|LL_ADC_FLAG_OVR_SLV
DECL|LL_ADC_FLAG_OVR|macro|LL_ADC_FLAG_OVR
DECL|LL_ADC_GROUP_INJECTED|macro|LL_ADC_GROUP_INJECTED
DECL|LL_ADC_GROUP_REGULAR_INJECTED|macro|LL_ADC_GROUP_REGULAR_INJECTED
DECL|LL_ADC_GROUP_REGULAR|macro|LL_ADC_GROUP_REGULAR
DECL|LL_ADC_GetAnalogWDMonitChannels|function|__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy)
DECL|LL_ADC_GetAnalogWDThresholds|function|__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow)
DECL|LL_ADC_GetCalibrationFactor|function|__STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff)
DECL|LL_ADC_GetChannelSamplingTime|function|__STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel)
DECL|LL_ADC_GetChannelSingleDiff|function|__STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel)
DECL|LL_ADC_GetCommonClock|function|__STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_GetCommonPathInternalCh|function|__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_GetDataAlignment|function|__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetLowPowerMode|function|__STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetMultiDMATransfer|function|__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_GetMultiTwoSamplingDelay|function|__STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_GetMultimode|function|__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_GetOffsetChannel|function|__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
DECL|LL_ADC_GetOffsetLevel|function|__STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(ADC_TypeDef *ADCx, uint32_t Offsety)
DECL|LL_ADC_GetOffsetState|function|__STATIC_INLINE uint32_t LL_ADC_GetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety)
DECL|LL_ADC_GetOverSamplingDiscont|function|__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetOverSamplingRatio|function|__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetOverSamplingScope|function|__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetOverSamplingShift|function|__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(ADC_TypeDef *ADCx)
DECL|LL_ADC_GetResolution|function|__STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_ConfigQueueContext|function|__STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx, uint32_t TriggerSource, uint32_t ExternalTriggerEdge, uint32_t SequencerNbRanks, uint32_t Rank1_Channel,
DECL|LL_ADC_INJ_GetQueueMode|function|__STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_GetSequencerDiscont|function|__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_GetSequencerLength|function|__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_GetSequencerRanks|function|__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
DECL|LL_ADC_INJ_GetTrigAuto|function|__STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_GetTriggerEdge|function|__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_GetTriggerSource|function|__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_InitTypeDef|typedef|} LL_ADC_INJ_InitTypeDef;
DECL|LL_ADC_INJ_IsConversionOngoing|function|__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_IsStopConversionOngoing|function|__STATIC_INLINE uint32_t LL_ADC_INJ_IsStopConversionOngoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_IsTriggerSourceSWStart|function|__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY|macro|LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
DECL|LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE|macro|LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
DECL|LL_ADC_INJ_QUEUE_DISABLE|macro|LL_ADC_INJ_QUEUE_DISABLE
DECL|LL_ADC_INJ_RANK_1|macro|LL_ADC_INJ_RANK_1
DECL|LL_ADC_INJ_RANK_2|macro|LL_ADC_INJ_RANK_2
DECL|LL_ADC_INJ_RANK_3|macro|LL_ADC_INJ_RANK_3
DECL|LL_ADC_INJ_RANK_4|macro|LL_ADC_INJ_RANK_4
DECL|LL_ADC_INJ_ReadConversionData10|function|__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(ADC_TypeDef *ADCx, uint32_t Rank)
DECL|LL_ADC_INJ_ReadConversionData12|function|__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(ADC_TypeDef *ADCx, uint32_t Rank)
DECL|LL_ADC_INJ_ReadConversionData32|function|__STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(ADC_TypeDef *ADCx, uint32_t Rank)
DECL|LL_ADC_INJ_ReadConversionData6|function|__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(ADC_TypeDef *ADCx, uint32_t Rank)
DECL|LL_ADC_INJ_ReadConversionData8|function|__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(ADC_TypeDef *ADCx, uint32_t Rank)
DECL|LL_ADC_INJ_SEQ_DISCONT_1RANK|macro|LL_ADC_INJ_SEQ_DISCONT_1RANK
DECL|LL_ADC_INJ_SEQ_DISCONT_DISABLE|macro|LL_ADC_INJ_SEQ_DISCONT_DISABLE
DECL|LL_ADC_INJ_SEQ_SCAN_DISABLE|macro|LL_ADC_INJ_SEQ_SCAN_DISABLE
DECL|LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS|macro|LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
DECL|LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS|macro|LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
DECL|LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS|macro|LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
DECL|LL_ADC_INJ_SetQueueMode|function|__STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode)
DECL|LL_ADC_INJ_SetSequencerDiscont|function|__STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
DECL|LL_ADC_INJ_SetSequencerLength|function|__STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
DECL|LL_ADC_INJ_SetSequencerRanks|function|__STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
DECL|LL_ADC_INJ_SetTrigAuto|function|__STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
DECL|LL_ADC_INJ_SetTrigSource|function|__STATIC_INLINE void LL_ADC_INJ_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
DECL|LL_ADC_INJ_SetTriggerEdge|function|__STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
DECL|LL_ADC_INJ_SetTriggerSource|function|__STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
DECL|LL_ADC_INJ_StartConversion|function|__STATIC_INLINE void LL_ADC_INJ_StartConversion(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_StopConversion|function|__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
DECL|LL_ADC_INJ_TRIG_EXT_EXTI_LINE15|macro|LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
DECL|LL_ADC_INJ_TRIG_EXT_FALLING|macro|LL_ADC_INJ_TRIG_EXT_FALLING
DECL|LL_ADC_INJ_TRIG_EXT_RISINGFALLING|macro|LL_ADC_INJ_TRIG_EXT_RISINGFALLING
DECL|LL_ADC_INJ_TRIG_EXT_RISING|macro|LL_ADC_INJ_TRIG_EXT_RISING
DECL|LL_ADC_INJ_TRIG_EXT_TIM15_TRGO|macro|LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
DECL|LL_ADC_INJ_TRIG_EXT_TIM1_CC4|macro|LL_ADC_INJ_TRIG_EXT_TIM1_CC4
DECL|LL_ADC_INJ_TRIG_EXT_TIM1_CH4|macro|LL_ADC_INJ_TRIG_EXT_TIM1_CH4
DECL|LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2|macro|LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
DECL|LL_ADC_INJ_TRIG_EXT_TIM1_TRGO|macro|LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
DECL|LL_ADC_INJ_TRIG_EXT_TIM2_CC1|macro|LL_ADC_INJ_TRIG_EXT_TIM2_CC1
DECL|LL_ADC_INJ_TRIG_EXT_TIM2_CH1|macro|LL_ADC_INJ_TRIG_EXT_TIM2_CH1
DECL|LL_ADC_INJ_TRIG_EXT_TIM2_TRGO|macro|LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
DECL|LL_ADC_INJ_TRIG_EXT_TIM3_CC1|macro|LL_ADC_INJ_TRIG_EXT_TIM3_CC1
DECL|LL_ADC_INJ_TRIG_EXT_TIM3_CC3|macro|LL_ADC_INJ_TRIG_EXT_TIM3_CC3
DECL|LL_ADC_INJ_TRIG_EXT_TIM3_CC4|macro|LL_ADC_INJ_TRIG_EXT_TIM3_CC4
DECL|LL_ADC_INJ_TRIG_EXT_TIM3_CH1|macro|LL_ADC_INJ_TRIG_EXT_TIM3_CH1
DECL|LL_ADC_INJ_TRIG_EXT_TIM3_CH3|macro|LL_ADC_INJ_TRIG_EXT_TIM3_CH3
DECL|LL_ADC_INJ_TRIG_EXT_TIM3_CH4|macro|LL_ADC_INJ_TRIG_EXT_TIM3_CH4
DECL|LL_ADC_INJ_TRIG_EXT_TIM3_TRGO|macro|LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
DECL|LL_ADC_INJ_TRIG_EXT_TIM4_TRGO|macro|LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
DECL|LL_ADC_INJ_TRIG_EXT_TIM6_TRGO|macro|LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
DECL|LL_ADC_INJ_TRIG_EXT_TIM8_CC4|macro|LL_ADC_INJ_TRIG_EXT_TIM8_CC4
DECL|LL_ADC_INJ_TRIG_EXT_TIM8_CH4|macro|LL_ADC_INJ_TRIG_EXT_TIM8_CH4
DECL|LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2|macro|LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
DECL|LL_ADC_INJ_TRIG_EXT_TIM8_TRGO|macro|LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
DECL|LL_ADC_INJ_TRIG_FROM_GRP_REGULAR|macro|LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
DECL|LL_ADC_INJ_TRIG_INDEPENDENT|macro|LL_ADC_INJ_TRIG_INDEPENDENT
DECL|LL_ADC_INJ_TRIG_SOFTWARE|macro|LL_ADC_INJ_TRIG_SOFTWARE
DECL|LL_ADC_INJ_TRIG_SW_START|macro|LL_ADC_INJ_TRIG_SW_START
DECL|LL_ADC_IT_ADRDY|macro|LL_ADC_IT_ADRDY
DECL|LL_ADC_IT_AWD1|macro|LL_ADC_IT_AWD1
DECL|LL_ADC_IT_AWD2|macro|LL_ADC_IT_AWD2
DECL|LL_ADC_IT_AWD3|macro|LL_ADC_IT_AWD3
DECL|LL_ADC_IT_EOC|macro|LL_ADC_IT_EOC
DECL|LL_ADC_IT_EOSMP|macro|LL_ADC_IT_EOSMP
DECL|LL_ADC_IT_EOS|macro|LL_ADC_IT_EOS
DECL|LL_ADC_IT_JEOC|macro|LL_ADC_IT_JEOC
DECL|LL_ADC_IT_JEOS|macro|LL_ADC_IT_JEOS
DECL|LL_ADC_IT_JQOVF|macro|LL_ADC_IT_JQOVF
DECL|LL_ADC_IT_OVR|macro|LL_ADC_IT_OVR
DECL|LL_ADC_InitTypeDef|typedef|} LL_ADC_InitTypeDef;
DECL|LL_ADC_IsActiveFlag_ADRDY|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_AWD1|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_AWD2|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD2(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_AWD3|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD3(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_EOC|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_EOSMP|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_EOS|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_JEOC|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_JEOS|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_JQOVF|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JQOVF(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_MST_ADRDY|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_ADRDY(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_AWD1|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_AWD2|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD2(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_AWD3|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD3(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_EOC|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOC(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_EOSMP|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOSMP(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_EOS|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOS(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_JEOC|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOC(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_JEOS|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_JQOVF|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JQOVF(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_MST_OVR|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_OVR(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_OVR|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsActiveFlag_SLV_ADRDY|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_ADRDY(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_AWD1|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_AWD2|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_AWD2(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_AWD3|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_AWD3(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_EOC|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_EOC(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_EOSMP|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_EOSMP(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_EOS|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_EOS(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_JEOC|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_JEOC(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_JEOS|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_JQOVF|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_JQOVF(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsActiveFlag_SLV_OVR|function|__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_OVR(ADC_Common_TypeDef *ADCxy_COMMON)
DECL|LL_ADC_IsCalibrationOnGoing|function|__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsDeepPowerDownEnabled|function|__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsDisableOngoing|function|__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_ADRDY|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_ADRDY(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_AWD1|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_AWD2|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD2(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_AWD3|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD3(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_EOC|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_EOSMP|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOSMP(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_EOS|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_JEOC|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JEOC(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_JEOS|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JEOS(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_JQOVF|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JQOVF(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabledIT_OVR|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsEnabled|function|__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
DECL|LL_ADC_IsInternalRegulatorEnabled|function|__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
DECL|LL_ADC_LP_AUTOWAIT|macro|LL_ADC_LP_AUTOWAIT
DECL|LL_ADC_LP_MODE_NONE|macro|LL_ADC_LP_MODE_NONE
DECL|LL_ADC_MULTI_DUAL_INJ_ALTERN|macro|LL_ADC_MULTI_DUAL_INJ_ALTERN
DECL|LL_ADC_MULTI_DUAL_INJ_SIMULT|macro|LL_ADC_MULTI_DUAL_INJ_SIMULT
DECL|LL_ADC_MULTI_DUAL_REG_INTERL|macro|LL_ADC_MULTI_DUAL_REG_INTERL
DECL|LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM|macro|LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
DECL|LL_ADC_MULTI_DUAL_REG_SIMULT|macro|LL_ADC_MULTI_DUAL_REG_SIMULT
DECL|LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT|macro|LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
DECL|LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM|macro|LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
DECL|LL_ADC_MULTI_INDEPENDENT|macro|LL_ADC_MULTI_INDEPENDENT
DECL|LL_ADC_MULTI_MASTER_SLAVE|macro|LL_ADC_MULTI_MASTER_SLAVE
DECL|LL_ADC_MULTI_MASTER|macro|LL_ADC_MULTI_MASTER
DECL|LL_ADC_MULTI_REG_DMA_EACH_ADC|macro|LL_ADC_MULTI_REG_DMA_EACH_ADC
DECL|LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B|macro|LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
DECL|LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B|macro|LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
DECL|LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B|macro|LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
DECL|LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B|macro|LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
DECL|LL_ADC_MULTI_SLAVE|macro|LL_ADC_MULTI_SLAVE
DECL|LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE|macro|LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
DECL|LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
DECL|LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES|macro|LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
DECL|LL_ADC_OFFSET_1|macro|LL_ADC_OFFSET_1
DECL|LL_ADC_OFFSET_2|macro|LL_ADC_OFFSET_2
DECL|LL_ADC_OFFSET_3|macro|LL_ADC_OFFSET_3
DECL|LL_ADC_OFFSET_4|macro|LL_ADC_OFFSET_4
DECL|LL_ADC_OFFSET_DISABLE|macro|LL_ADC_OFFSET_DISABLE
DECL|LL_ADC_OFFSET_ENABLE|macro|LL_ADC_OFFSET_ENABLE
DECL|LL_ADC_OVS_DATA_SHIFT_1|macro|LL_ADC_OVS_DATA_SHIFT_1
DECL|LL_ADC_OVS_DATA_SHIFT_2|macro|LL_ADC_OVS_DATA_SHIFT_2
DECL|LL_ADC_OVS_DATA_SHIFT_3|macro|LL_ADC_OVS_DATA_SHIFT_3
DECL|LL_ADC_OVS_DATA_SHIFT_4|macro|LL_ADC_OVS_DATA_SHIFT_4
DECL|LL_ADC_OVS_DATA_SHIFT_5|macro|LL_ADC_OVS_DATA_SHIFT_5
DECL|LL_ADC_OVS_DATA_SHIFT_6|macro|LL_ADC_OVS_DATA_SHIFT_6
DECL|LL_ADC_OVS_DATA_SHIFT_7|macro|LL_ADC_OVS_DATA_SHIFT_7
DECL|LL_ADC_OVS_DATA_SHIFT_8|macro|LL_ADC_OVS_DATA_SHIFT_8
DECL|LL_ADC_OVS_DATA_SHIFT_NONE|macro|LL_ADC_OVS_DATA_SHIFT_NONE
DECL|LL_ADC_OVS_DISABLE|macro|LL_ADC_OVS_DISABLE
DECL|LL_ADC_OVS_GRP_INJECTED|macro|LL_ADC_OVS_GRP_INJECTED
DECL|LL_ADC_OVS_GRP_INJ_REG_RESUMED|macro|LL_ADC_OVS_GRP_INJ_REG_RESUMED
DECL|LL_ADC_OVS_GRP_REGULAR_CONTINUED|macro|LL_ADC_OVS_GRP_REGULAR_CONTINUED
DECL|LL_ADC_OVS_GRP_REGULAR_RESUMED|macro|LL_ADC_OVS_GRP_REGULAR_RESUMED
DECL|LL_ADC_OVS_RATIO_128|macro|LL_ADC_OVS_RATIO_128
DECL|LL_ADC_OVS_RATIO_16|macro|LL_ADC_OVS_RATIO_16
DECL|LL_ADC_OVS_RATIO_256|macro|LL_ADC_OVS_RATIO_256
DECL|LL_ADC_OVS_RATIO_2|macro|LL_ADC_OVS_RATIO_2
DECL|LL_ADC_OVS_RATIO_32|macro|LL_ADC_OVS_RATIO_32
DECL|LL_ADC_OVS_RATIO_4|macro|LL_ADC_OVS_RATIO_4
DECL|LL_ADC_OVS_RATIO_64|macro|LL_ADC_OVS_RATIO_64
DECL|LL_ADC_OVS_RATIO_8|macro|LL_ADC_OVS_RATIO_8
DECL|LL_ADC_OVS_REG_CONT|macro|LL_ADC_OVS_REG_CONT
DECL|LL_ADC_OVS_REG_DISCONT|macro|LL_ADC_OVS_REG_DISCONT
DECL|LL_ADC_OVS_SHIFT_NONE|macro|LL_ADC_OVS_SHIFT_NONE
DECL|LL_ADC_OVS_SHIFT_RIGHT_1|macro|LL_ADC_OVS_SHIFT_RIGHT_1
DECL|LL_ADC_OVS_SHIFT_RIGHT_2|macro|LL_ADC_OVS_SHIFT_RIGHT_2
DECL|LL_ADC_OVS_SHIFT_RIGHT_3|macro|LL_ADC_OVS_SHIFT_RIGHT_3
DECL|LL_ADC_OVS_SHIFT_RIGHT_4|macro|LL_ADC_OVS_SHIFT_RIGHT_4
DECL|LL_ADC_OVS_SHIFT_RIGHT_5|macro|LL_ADC_OVS_SHIFT_RIGHT_5
DECL|LL_ADC_OVS_SHIFT_RIGHT_6|macro|LL_ADC_OVS_SHIFT_RIGHT_6
DECL|LL_ADC_OVS_SHIFT_RIGHT_7|macro|LL_ADC_OVS_SHIFT_RIGHT_7
DECL|LL_ADC_OVS_SHIFT_RIGHT_8|macro|LL_ADC_OVS_SHIFT_RIGHT_8
DECL|LL_ADC_PATH_INTERNAL_NONE|macro|LL_ADC_PATH_INTERNAL_NONE
DECL|LL_ADC_PATH_INTERNAL_TEMPSENSOR|macro|LL_ADC_PATH_INTERNAL_TEMPSENSOR
DECL|LL_ADC_PATH_INTERNAL_VBAT|macro|LL_ADC_PATH_INTERNAL_VBAT
DECL|LL_ADC_PATH_INTERNAL_VREFINT|macro|LL_ADC_PATH_INTERNAL_VREFINT
DECL|LL_ADC_REG_CONV_CONTINUOUS|macro|LL_ADC_REG_CONV_CONTINUOUS
DECL|LL_ADC_REG_CONV_SINGLE|macro|LL_ADC_REG_CONV_SINGLE
DECL|LL_ADC_REG_DMA_TRANSFER_LIMITED|macro|LL_ADC_REG_DMA_TRANSFER_LIMITED
DECL|LL_ADC_REG_DMA_TRANSFER_NONE|macro|LL_ADC_REG_DMA_TRANSFER_NONE
DECL|LL_ADC_REG_DMA_TRANSFER_UNLIMITED|macro|LL_ADC_REG_DMA_TRANSFER_UNLIMITED
DECL|LL_ADC_REG_GetContinuousMode|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetDMATransfer|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetOverrun|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetSequencerDiscont|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetSequencerLength|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetSequencerRanks|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
DECL|LL_ADC_REG_GetTriggerEdge|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_GetTriggerSource|function|__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_InitTypeDef|typedef|} LL_ADC_REG_InitTypeDef;
DECL|LL_ADC_REG_IsConversionOngoing|function|__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_IsStopConversionOngoing|function|__STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_IsTriggerSourceSWStart|function|__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_OVR_DATA_OVERWRITTEN|macro|LL_ADC_REG_OVR_DATA_OVERWRITTEN
DECL|LL_ADC_REG_OVR_DATA_PRESERVED|macro|LL_ADC_REG_OVR_DATA_PRESERVED
DECL|LL_ADC_REG_RANK_10|macro|LL_ADC_REG_RANK_10
DECL|LL_ADC_REG_RANK_11|macro|LL_ADC_REG_RANK_11
DECL|LL_ADC_REG_RANK_12|macro|LL_ADC_REG_RANK_12
DECL|LL_ADC_REG_RANK_13|macro|LL_ADC_REG_RANK_13
DECL|LL_ADC_REG_RANK_14|macro|LL_ADC_REG_RANK_14
DECL|LL_ADC_REG_RANK_15|macro|LL_ADC_REG_RANK_15
DECL|LL_ADC_REG_RANK_16|macro|LL_ADC_REG_RANK_16
DECL|LL_ADC_REG_RANK_1|macro|LL_ADC_REG_RANK_1
DECL|LL_ADC_REG_RANK_2|macro|LL_ADC_REG_RANK_2
DECL|LL_ADC_REG_RANK_3|macro|LL_ADC_REG_RANK_3
DECL|LL_ADC_REG_RANK_4|macro|LL_ADC_REG_RANK_4
DECL|LL_ADC_REG_RANK_5|macro|LL_ADC_REG_RANK_5
DECL|LL_ADC_REG_RANK_6|macro|LL_ADC_REG_RANK_6
DECL|LL_ADC_REG_RANK_7|macro|LL_ADC_REG_RANK_7
DECL|LL_ADC_REG_RANK_8|macro|LL_ADC_REG_RANK_8
DECL|LL_ADC_REG_RANK_9|macro|LL_ADC_REG_RANK_9
DECL|LL_ADC_REG_ReadConversionData10|function|__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_ReadConversionData12|function|__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_ReadConversionData32|function|__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_ReadConversionData6|function|__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_ReadConversionData8|function|__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_ReadMultiConversionData32|function|__STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t ConversionData)
DECL|LL_ADC_REG_SEQ_DISCONT_1RANK|macro|LL_ADC_REG_SEQ_DISCONT_1RANK
DECL|LL_ADC_REG_SEQ_DISCONT_2RANKS|macro|LL_ADC_REG_SEQ_DISCONT_2RANKS
DECL|LL_ADC_REG_SEQ_DISCONT_3RANKS|macro|LL_ADC_REG_SEQ_DISCONT_3RANKS
DECL|LL_ADC_REG_SEQ_DISCONT_4RANKS|macro|LL_ADC_REG_SEQ_DISCONT_4RANKS
DECL|LL_ADC_REG_SEQ_DISCONT_5RANKS|macro|LL_ADC_REG_SEQ_DISCONT_5RANKS
DECL|LL_ADC_REG_SEQ_DISCONT_6RANKS|macro|LL_ADC_REG_SEQ_DISCONT_6RANKS
DECL|LL_ADC_REG_SEQ_DISCONT_7RANKS|macro|LL_ADC_REG_SEQ_DISCONT_7RANKS
DECL|LL_ADC_REG_SEQ_DISCONT_8RANKS|macro|LL_ADC_REG_SEQ_DISCONT_8RANKS
DECL|LL_ADC_REG_SEQ_DISCONT_DISABLE|macro|LL_ADC_REG_SEQ_DISCONT_DISABLE
DECL|LL_ADC_REG_SEQ_SCAN_DISABLE|macro|LL_ADC_REG_SEQ_SCAN_DISABLE
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
DECL|LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS|macro|LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
DECL|LL_ADC_REG_SetContinuousMode|function|__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
DECL|LL_ADC_REG_SetDMATransfer|function|__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
DECL|LL_ADC_REG_SetOverrun|function|__STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
DECL|LL_ADC_REG_SetSequencerDiscont|function|__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
DECL|LL_ADC_REG_SetSequencerLength|function|__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
DECL|LL_ADC_REG_SetSequencerRanks|function|__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
DECL|LL_ADC_REG_SetTrigSource|function|__STATIC_INLINE void LL_ADC_REG_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
DECL|LL_ADC_REG_SetTriggerEdge|function|__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
DECL|LL_ADC_REG_SetTriggerSource|function|__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
DECL|LL_ADC_REG_StartConversion|function|__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_StopConversion|function|__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
DECL|LL_ADC_REG_TRIG_EXT_EXTI_LINE11|macro|LL_ADC_REG_TRIG_EXT_EXTI_LINE11
DECL|LL_ADC_REG_TRIG_EXT_FALLING|macro|LL_ADC_REG_TRIG_EXT_FALLING
DECL|LL_ADC_REG_TRIG_EXT_RISINGFALLING|macro|LL_ADC_REG_TRIG_EXT_RISINGFALLING
DECL|LL_ADC_REG_TRIG_EXT_RISING|macro|LL_ADC_REG_TRIG_EXT_RISING
DECL|LL_ADC_REG_TRIG_EXT_TIM15_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM15_TRGO
DECL|LL_ADC_REG_TRIG_EXT_TIM1_CC1|macro|LL_ADC_REG_TRIG_EXT_TIM1_CC1
DECL|LL_ADC_REG_TRIG_EXT_TIM1_CC2|macro|LL_ADC_REG_TRIG_EXT_TIM1_CC2
DECL|LL_ADC_REG_TRIG_EXT_TIM1_CC3|macro|LL_ADC_REG_TRIG_EXT_TIM1_CC3
DECL|LL_ADC_REG_TRIG_EXT_TIM1_CH1|macro|LL_ADC_REG_TRIG_EXT_TIM1_CH1
DECL|LL_ADC_REG_TRIG_EXT_TIM1_CH2|macro|LL_ADC_REG_TRIG_EXT_TIM1_CH2
DECL|LL_ADC_REG_TRIG_EXT_TIM1_CH3|macro|LL_ADC_REG_TRIG_EXT_TIM1_CH3
DECL|LL_ADC_REG_TRIG_EXT_TIM1_TRGO2|macro|LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
DECL|LL_ADC_REG_TRIG_EXT_TIM1_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM1_TRGO
DECL|LL_ADC_REG_TRIG_EXT_TIM2_CC2|macro|LL_ADC_REG_TRIG_EXT_TIM2_CC2
DECL|LL_ADC_REG_TRIG_EXT_TIM2_CH2|macro|LL_ADC_REG_TRIG_EXT_TIM2_CH2
DECL|LL_ADC_REG_TRIG_EXT_TIM2_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM2_TRGO
DECL|LL_ADC_REG_TRIG_EXT_TIM3_CC4|macro|LL_ADC_REG_TRIG_EXT_TIM3_CC4
DECL|LL_ADC_REG_TRIG_EXT_TIM3_CH4|macro|LL_ADC_REG_TRIG_EXT_TIM3_CH4
DECL|LL_ADC_REG_TRIG_EXT_TIM3_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM3_TRGO
DECL|LL_ADC_REG_TRIG_EXT_TIM4_CC4|macro|LL_ADC_REG_TRIG_EXT_TIM4_CC4
DECL|LL_ADC_REG_TRIG_EXT_TIM4_CH4|macro|LL_ADC_REG_TRIG_EXT_TIM4_CH4
DECL|LL_ADC_REG_TRIG_EXT_TIM4_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM4_TRGO
DECL|LL_ADC_REG_TRIG_EXT_TIM6_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM6_TRGO
DECL|LL_ADC_REG_TRIG_EXT_TIM8_TRGO2|macro|LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
DECL|LL_ADC_REG_TRIG_EXT_TIM8_TRGO|macro|LL_ADC_REG_TRIG_EXT_TIM8_TRGO
DECL|LL_ADC_REG_TRIG_SOFTWARE|macro|LL_ADC_REG_TRIG_SOFTWARE
DECL|LL_ADC_REG_TRIG_SW_START|macro|LL_ADC_REG_TRIG_SW_START
DECL|LL_ADC_RESOLUTION_10B|macro|LL_ADC_RESOLUTION_10B
DECL|LL_ADC_RESOLUTION_12B|macro|LL_ADC_RESOLUTION_12B
DECL|LL_ADC_RESOLUTION_6B|macro|LL_ADC_RESOLUTION_6B
DECL|LL_ADC_RESOLUTION_8B|macro|LL_ADC_RESOLUTION_8B
DECL|LL_ADC_ReadReg|macro|LL_ADC_ReadReg
DECL|LL_ADC_SAMPLINGTIME_12CYCLES_5|macro|LL_ADC_SAMPLINGTIME_12CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_247CYCLES_5|macro|LL_ADC_SAMPLINGTIME_247CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_24CYCLES_5|macro|LL_ADC_SAMPLINGTIME_24CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_2CYCLES_5|macro|LL_ADC_SAMPLINGTIME_2CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_47CYCLES_5|macro|LL_ADC_SAMPLINGTIME_47CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_640CYCLES_5|macro|LL_ADC_SAMPLINGTIME_640CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_6CYCLES_5|macro|LL_ADC_SAMPLINGTIME_6CYCLES_5
DECL|LL_ADC_SAMPLINGTIME_92CYCLES_5|macro|LL_ADC_SAMPLINGTIME_92CYCLES_5
DECL|LL_ADC_SINGLE_ENDED|macro|LL_ADC_SINGLE_ENDED
DECL|LL_ADC_SetAnalogWDMonitChannels|function|__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
DECL|LL_ADC_SetAnalogWDThresholds|function|__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)
DECL|LL_ADC_SetCalibrationFactor|function|__STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff, uint32_t CalibrationFactor)
DECL|LL_ADC_SetChannelSamplingTime|function|__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
DECL|LL_ADC_SetChannelSingleDiff|function|__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
DECL|LL_ADC_SetCommonClock|function|__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
DECL|LL_ADC_SetCommonPathInternalCh|function|__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
DECL|LL_ADC_SetDataAlignment|function|__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
DECL|LL_ADC_SetLowPowerMode|function|__STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
DECL|LL_ADC_SetMultiDMATransfer|function|__STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMATransfer)
DECL|LL_ADC_SetMultiTwoSamplingDelay|function|__STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiTwoSamplingDelay)
DECL|LL_ADC_SetMultimode|function|__STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
DECL|LL_ADC_SetOffsetState|function|__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
DECL|LL_ADC_SetOffset|function|__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
DECL|LL_ADC_SetOverSamplingDiscont|function|__STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
DECL|LL_ADC_SetOverSamplingScope|function|__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
DECL|LL_ADC_SetResolution|function|__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
DECL|LL_ADC_StartCalibration|function|__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
DECL|LL_ADC_WriteReg|macro|LL_ADC_WriteReg
DECL|LowPowerMode|member|uint32_t LowPowerMode; /*!< Set ADC low power mode.
DECL|MultiDMATransfer|member|uint32_t MultiDMATransfer; /*!< Set ADC multimode conversion data transfer: no transfer or transfer by DMA.
DECL|MultiTwoSamplingDelay|member|uint32_t MultiTwoSamplingDelay; /*!< Set ADC multimode delay between 2 sampling phases.
DECL|Multimode|member|uint32_t Multimode; /*!< Set ADC multimode configuration to operate in independent mode or multimode (for devices with several ADC instances).
DECL|Overrun|member|uint32_t Overrun; /*!< Set ADC group regular behavior in case of overrun:
DECL|Resolution|member|uint32_t Resolution; /*!< Set ADC resolution.
DECL|SequencerDiscont|member|uint32_t SequencerDiscont; /*!< Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.
DECL|SequencerDiscont|member|uint32_t SequencerDiscont; /*!< Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.
DECL|SequencerLength|member|uint32_t SequencerLength; /*!< Set ADC group injected sequencer length.
DECL|SequencerLength|member|uint32_t SequencerLength; /*!< Set ADC group regular sequencer length.
DECL|TEMPSENSOR_CAL1_ADDR|macro|TEMPSENSOR_CAL1_ADDR
DECL|TEMPSENSOR_CAL1_TEMP|macro|TEMPSENSOR_CAL1_TEMP
DECL|TEMPSENSOR_CAL2_ADDR|macro|TEMPSENSOR_CAL2_ADDR
DECL|TEMPSENSOR_CAL2_TEMP|macro|TEMPSENSOR_CAL2_TEMP
DECL|TEMPSENSOR_CAL_VREFANALOG|macro|TEMPSENSOR_CAL_VREFANALOG
DECL|TrigAuto|member|uint32_t TrigAuto; /*!< Set ADC group injected conversion trigger: independent or from ADC group regular.
DECL|TriggerSource|member|uint32_t TriggerSource; /*!< Set ADC group injected conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).
DECL|TriggerSource|member|uint32_t TriggerSource; /*!< Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).
DECL|VREFINT_CAL_ADDR|macro|VREFINT_CAL_ADDR
DECL|VREFINT_CAL_VREF|macro|VREFINT_CAL_VREF
DECL|__ADC_MASK_SHIFT|macro|__ADC_MASK_SHIFT
DECL|__ADC_PTR_REG_OFFSET|macro|__ADC_PTR_REG_OFFSET
DECL|__LL_ADC_ANALOGWD_CHANNEL_GROUP|macro|__LL_ADC_ANALOGWD_CHANNEL_GROUP
DECL|__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION|macro|__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
DECL|__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION|macro|__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION
DECL|__LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW|macro|__LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW
DECL|__LL_ADC_CALC_DATA_TO_VOLTAGE|macro|__LL_ADC_CALC_DATA_TO_VOLTAGE
DECL|__LL_ADC_CALC_DATA_VOLTAGE|macro|__LL_ADC_CALC_DATA_VOLTAGE
DECL|__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS|macro|__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS
DECL|__LL_ADC_CALC_TEMPERATURE|macro|__LL_ADC_CALC_TEMPERATURE
DECL|__LL_ADC_CALC_VREFANALOG_VOLTAGE|macro|__LL_ADC_CALC_VREFANALOG_VOLTAGE
DECL|__LL_ADC_CALIB_FACTOR_SINGLE_DIFF|macro|__LL_ADC_CALIB_FACTOR_SINGLE_DIFF
DECL|__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL|macro|__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL
DECL|__LL_ADC_CHANNEL_TO_DECIMAL_NB|macro|__LL_ADC_CHANNEL_TO_DECIMAL_NB
DECL|__LL_ADC_COMMON_INSTANCE|macro|__LL_ADC_COMMON_INSTANCE
DECL|__LL_ADC_COMMON_INSTANCE|macro|__LL_ADC_COMMON_INSTANCE
DECL|__LL_ADC_COMMON_INSTANCE|macro|__LL_ADC_COMMON_INSTANCE
DECL|__LL_ADC_CONVERT_DATA_RESOLUTION|macro|__LL_ADC_CONVERT_DATA_RESOLUTION
DECL|__LL_ADC_DECIMAL_NB_TO_CHANNEL|macro|__LL_ADC_DECIMAL_NB_TO_CHANNEL
DECL|__LL_ADC_DIGITAL_SCALE|macro|__LL_ADC_DIGITAL_SCALE
DECL|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE|macro|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE
DECL|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE|macro|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE
DECL|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE|macro|__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE
DECL|__LL_ADC_IS_CHANNEL_INTERNAL|macro|__LL_ADC_IS_CHANNEL_INTERNAL
DECL|__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE|macro|__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE
DECL|__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE|macro|__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE
DECL|__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE|macro|__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE
DECL|__LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE|macro|__LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE
DECL|__STM32L4xx_LL_ADC_H|macro|__STM32L4xx_LL_ADC_H
