Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 18 17:37:20 2024
| Host         : BOOK-69BD3QPCMV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-16  Warning           Large setup violation                                             714         
TIMING-18  Warning           Missing input or output delay                                     2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (614)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (614)
--------------------------------
 There are 614 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.814    -1371.806                   1005                 1561        0.042        0.000                      0                 1561        1.250        0.000                       0                   626  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
CLK100MHZ                             {0.000 5.000}        10.000          100.000         
  Debug_CLK100MHZ_main_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  InstrExec_CLK_main_clk_wiz_0_0      {0.000 2.500}        5.000           200.000         
  InstrLoad_CLK_main_clk_wiz_0_0      {2.500 5.000}        5.000           200.000         
  clkfbout_main_clk_wiz_0_0           {0.000 5.000}        10.000          100.000         
sys_clk_pin                           {0.000 5.000}        10.000          100.000         
  Debug_CLK100MHZ_main_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  InstrExec_CLK_main_clk_wiz_0_0_1    {0.000 2.500}        5.000           200.000         
  InstrLoad_CLK_main_clk_wiz_0_0_1    {2.500 5.000}        5.000           200.000         
  clkfbout_main_clk_wiz_0_0_1         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                               3.000        0.000                       0                     1  
  Debug_CLK100MHZ_main_clk_wiz_0_0          5.001        0.000                      0                  197        0.162        0.000                      0                  197        4.500        0.000                       0                   103  
  InstrExec_CLK_main_clk_wiz_0_0           -0.861       -7.867                     12                   45        0.116        0.000                      0                   45        1.250        0.000                       0                   348  
  InstrLoad_CLK_main_clk_wiz_0_0           -4.814     -238.428                     62                  152        0.109        0.000                      0                  152        2.000        0.000                       0                   171  
  clkfbout_main_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                             3.000        0.000                       0                     1  
  Debug_CLK100MHZ_main_clk_wiz_0_0_1        5.001        0.000                      0                  197        0.162        0.000                      0                  197        4.500        0.000                       0                   103  
  InstrExec_CLK_main_clk_wiz_0_0_1         -0.860       -7.858                     12                   45        0.116        0.000                      0                   45        1.250        0.000                       0                   348  
  InstrLoad_CLK_main_clk_wiz_0_0_1         -4.813     -238.382                     62                  152        0.109        0.000                      0                  152        2.000        0.000                       0                   171  
  clkfbout_main_clk_wiz_0_0_1                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
InstrExec_CLK_main_clk_wiz_0_0      Debug_CLK100MHZ_main_clk_wiz_0_0         -1.792      -18.355                     16                   16        1.074        0.000                      0                   16  
InstrLoad_CLK_main_clk_wiz_0_0      Debug_CLK100MHZ_main_clk_wiz_0_0         -1.450       -1.450                      1                    1        3.150        0.000                      0                    1  
Debug_CLK100MHZ_main_clk_wiz_0_0_1  Debug_CLK100MHZ_main_clk_wiz_0_0          5.001        0.000                      0                  197        0.088        0.000                      0                  197  
InstrExec_CLK_main_clk_wiz_0_0_1    Debug_CLK100MHZ_main_clk_wiz_0_0         -1.792      -18.355                     16                   16        1.074        0.000                      0                   16  
InstrLoad_CLK_main_clk_wiz_0_0_1    Debug_CLK100MHZ_main_clk_wiz_0_0         -1.450       -1.450                      1                    1        3.150        0.000                      0                    1  
InstrLoad_CLK_main_clk_wiz_0_0      InstrExec_CLK_main_clk_wiz_0_0           -2.684    -1091.964                    910                 1170        1.662        0.000                      0                 1170  
InstrExec_CLK_main_clk_wiz_0_0_1    InstrExec_CLK_main_clk_wiz_0_0           -0.861       -7.867                     12                   45        0.049        0.000                      0                   45  
InstrLoad_CLK_main_clk_wiz_0_0_1    InstrExec_CLK_main_clk_wiz_0_0           -2.684    -1091.964                    910                 1170        1.662        0.000                      0                 1170  
InstrExec_CLK_main_clk_wiz_0_0      InstrLoad_CLK_main_clk_wiz_0_0           -2.474     -130.528                     72                   72        2.024        0.000                      0                   72  
InstrExec_CLK_main_clk_wiz_0_0_1    InstrLoad_CLK_main_clk_wiz_0_0           -2.474     -130.528                     72                   72        2.024        0.000                      0                   72  
InstrLoad_CLK_main_clk_wiz_0_0_1    InstrLoad_CLK_main_clk_wiz_0_0           -4.814     -238.428                     62                  152        0.042        0.000                      0                  152  
Debug_CLK100MHZ_main_clk_wiz_0_0    Debug_CLK100MHZ_main_clk_wiz_0_0_1        5.001        0.000                      0                  197        0.088        0.000                      0                  197  
InstrExec_CLK_main_clk_wiz_0_0      Debug_CLK100MHZ_main_clk_wiz_0_0_1       -1.792      -18.341                     16                   16        1.075        0.000                      0                   16  
InstrLoad_CLK_main_clk_wiz_0_0      Debug_CLK100MHZ_main_clk_wiz_0_0_1       -1.449       -1.449                      1                    1        3.151        0.000                      0                    1  
InstrExec_CLK_main_clk_wiz_0_0_1    Debug_CLK100MHZ_main_clk_wiz_0_0_1       -1.792      -18.341                     16                   16        1.075        0.000                      0                   16  
InstrLoad_CLK_main_clk_wiz_0_0_1    Debug_CLK100MHZ_main_clk_wiz_0_0_1       -1.449       -1.449                      1                    1        3.151        0.000                      0                    1  
InstrExec_CLK_main_clk_wiz_0_0      InstrExec_CLK_main_clk_wiz_0_0_1         -0.861       -7.867                     12                   45        0.049        0.000                      0                   45  
InstrLoad_CLK_main_clk_wiz_0_0      InstrExec_CLK_main_clk_wiz_0_0_1         -2.684    -1091.964                    910                 1170        1.662        0.000                      0                 1170  
InstrLoad_CLK_main_clk_wiz_0_0_1    InstrExec_CLK_main_clk_wiz_0_0_1         -2.684    -1091.294                    910                 1170        1.663        0.000                      0                 1170  
InstrExec_CLK_main_clk_wiz_0_0      InstrLoad_CLK_main_clk_wiz_0_0_1         -2.474     -130.528                     72                   72        2.024        0.000                      0                   72  
InstrLoad_CLK_main_clk_wiz_0_0      InstrLoad_CLK_main_clk_wiz_0_0_1         -4.814     -238.428                     62                  152        0.042        0.000                      0                  152  
InstrExec_CLK_main_clk_wiz_0_0_1    InstrLoad_CLK_main_clk_wiz_0_0_1         -2.473     -130.475                     72                   72        2.025        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                              Debug_CLK100MHZ_main_clk_wiz_0_0                                        
(none)                              Debug_CLK100MHZ_main_clk_wiz_0_0_1                                      
(none)                              InstrLoad_CLK_main_clk_wiz_0_0                                          
(none)                              InstrLoad_CLK_main_clk_wiz_0_0_1                                        
(none)                              clkfbout_main_clk_wiz_0_0                                               
(none)                              clkfbout_main_clk_wiz_0_0_1                                             
(none)                                                                  Debug_CLK100MHZ_main_clk_wiz_0_0    
(none)                                                                  Debug_CLK100MHZ_main_clk_wiz_0_0_1  
(none)                                                                  InstrExec_CLK_main_clk_wiz_0_0      
(none)                                                                  InstrExec_CLK_main_clk_wiz_0_0_1    
(none)                                                                  InstrLoad_CLK_main_clk_wiz_0_0      
(none)                                                                  InstrLoad_CLK_main_clk_wiz_0_0_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.704ns (16.084%)  route 3.673ns (83.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.356     3.477    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y48         FDSE (Setup_fdse_C_S)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.704ns (16.084%)  route 3.673ns (83.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.356     3.477    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y48         FDSE (Setup_fdse_C_S)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.704ns (15.422%)  route 3.861ns (84.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.591     1.764    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.888 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_1/O
                         net (fo=20, routed)          1.777     3.665    main_i/Debugger_0/U0/tx_instruction_buffer_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.433     8.481    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.485     8.966    
                         clock uncertainty           -0.074     8.891    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.205     8.686    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y47         FDSE (Setup_fdse_C_S)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X31Y47         FDRE (Setup_fdre_C_R)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X31Y47         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_out_reg/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X31Y44         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.109    -0.332    main_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X30Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.287 r  main_i/TX_UART_0/U0/tx_data_out_i_2/O
                         net (fo=1, routed)           0.000    -0.287    main_i/TX_UART_0/U0/tx_data_out_i_2_n_0
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
                         clock pessimism              0.252    -0.569    
    SLICE_X30Y44         FDSE (Hold_fdse_C_D)         0.120    -0.449    main_i/TX_UART_0/U0/tx_data_out_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/Debugger_0/U0/clk
    SLICE_X31Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  main_i/Debugger_0/U0/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.328    main_i/TX_UART_0/U0/data_in[5]
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[5]/C
                         clock pessimism              0.255    -0.566    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.072    -0.494    main_i/TX_UART_0/U0/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.160%)  route 0.087ns (31.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/TX_UART_0/U0/clk
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/Q
                         net (fo=20, routed)          0.087    -0.355    main_i/TX_UART_0/U0/clk_cnt_reg_n_0_[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  main_i/TX_UART_0/U0/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    main_i/TX_UART_0/U0/clk_cnt[5]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
                         clock pessimism              0.251    -0.570    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.092    -0.478    main_i/TX_UART_0/U0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  main_i/RX_UART_0/U0/data_output_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.326    main_i/Debugger_0/U0/rx_data[0]
    SLICE_X33Y44         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/Debugger_0/U0/clk
    SLICE_X33Y44         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
                         clock pessimism              0.255    -0.566    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.070    -0.496    main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/TX_UART_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  main_i/TX_UART_0/U0/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.091    -0.351    main_i/TX_UART_0/U0/clk_cnt_reg_n_0_[5]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.306 r  main_i/TX_UART_0/U0/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    main_i/TX_UART_0/U0/clk_cnt[0]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                         clock pessimism              0.251    -0.570    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.092    -0.478    main_i/TX_UART_0/U0/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.048%)  route 0.129ns (43.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[5]/Q
                         net (fo=2, routed)           0.129    -0.292    main_i/RX_UART_0/U0/data_out[5]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.072    -0.476    main_i/RX_UART_0/U0/data_output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/Q
                         net (fo=3, routed)           0.073    -0.361    main_i/TX_UART_0/U0/send_valid0
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.098    -0.263 r  main_i/TX_UART_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    main_i/TX_UART_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121    -0.461    main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.798%)  route 0.120ns (42.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.300    main_i/RX_UART_0/U0/data_out[4]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[4]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.047    -0.501    main_i/RX_UART_0/U0/data_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.403%)  route 0.122ns (42.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.299    main_i/RX_UART_0/U0/data_out[1]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[1]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.047    -0.501    main_i/RX_UART_0/U0/data_output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.366%)  route 0.157ns (52.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.566    -0.581    main_i/Debugger_0/U0/clk
    SLICE_X32Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  main_i/Debugger_0/U0/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.157    -0.284    main_i/TX_UART_0/U0/data_in[6]
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[6]/C
                         clock pessimism              0.255    -0.566    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.075    -0.491    main_i/TX_UART_0/U0/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Debug_CLK100MHZ_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   main_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y44     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y44     main_i/Debugger_0/U0/rx_instruction_buffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y44     main_i/Debugger_0/U0/rx_instruction_buffer_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.861ns,  Total Violation       -7.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 2.790ns (48.338%)  route 2.982ns (51.662%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.015 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.015    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 -0.861    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.782ns (48.266%)  route 2.982ns (51.734%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.007 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.007    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 2.706ns (47.575%)  route 2.982ns (52.425%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.931 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.931    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_5
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[14]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.757ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 2.686ns (47.390%)  route 2.982ns (52.610%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.911 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.911    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 -0.757    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.673ns (47.269%)  route 2.982ns (52.731%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.898 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.898    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.665ns (47.195%)  route 2.982ns (52.805%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.890 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.890    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.589ns (46.474%)  route 2.982ns (53.526%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.814 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.814    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.569ns (46.281%)  route 2.982ns (53.719%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.794 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.794    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.445ns (45.054%)  route 2.982ns (54.946%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.670 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.670    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.411ns (44.660%)  route 2.988ns (55.340%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.039 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.598     6.637    main_i/ProgramCounter_0/U0/relative_jump_destination[3]_alias
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.306     6.943 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_comp/O
                         net (fo=1, routed)           0.000     6.943    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.319    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.642 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.642    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                 -0.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.844%)  route 0.279ns (57.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.279     0.974    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.019 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.019    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__1_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/C
                         clock pessimism              0.135     0.796    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.107     0.903    main_i/Pipelining_Controller_0/U0/output_forward_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.788%)  route 0.330ns (61.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.330     1.025    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.070 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__2/O
                         net (fo=1, routed)           0.000     1.070    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__2_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                         clock pessimism              0.135     0.796    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.092     0.888    main_i/Pipelining_Controller_0/U0/output_forward_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.387ns (62.163%)  route 0.236ns (37.837%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.155 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_7
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.400ns (62.937%)  route 0.236ns (37.063%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.168 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.168    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_5
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.209ns (34.392%)  route 0.399ns (65.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.399     1.094    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.139 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.139    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__0_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
                         clock pessimism              0.135     0.796    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.092     0.888    main_i/Pipelining_Controller_0/U0/output_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.755%)  route 0.189ns (57.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.672 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/Q
                         net (fo=1, routed)           0.189     0.861    main_i/Pipelining_Controller_0/U0/rf_forward_reg_c_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C
                         clock pessimism             -0.130     0.531    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.075     0.606    main_i/Pipelining_Controller_0/U0/execution_forward_reg_c
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.404     1.099    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.144 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3/O
                         net (fo=1, routed)           0.000     1.144    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                         clock pessimism              0.135     0.796    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.091     0.887    main_i/Pipelining_Controller_0/U0/output_forward_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.423ns (64.231%)  route 0.236ns (35.769%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.191 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.191    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.425ns (64.339%)  route 0.236ns (35.661%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.193    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.427ns (64.447%)  route 0.236ns (35.553%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.142 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.142    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.195 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.195    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         InstrExec_CLK_main_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   main_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y58     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y58     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y58     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y58     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0

Setup :           62  Failing Endpoints,  Worst Slack       -4.814ns,  Total Violation     -238.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.814ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.741ns  (logic 3.678ns (37.760%)  route 6.063ns (62.240%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 8.520 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.020 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[3]
                         net (fo=1, routed)           0.304    11.324    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_4
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.306    11.630 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.154    11.784    main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.908 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_comp/O
                         net (fo=2, routed)           0.591    12.499    main_i/ALU_0/U0/ALU_OUT[12]
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.623 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp_1/O
                         net (fo=3, routed)           0.817    13.440    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.476    14.041    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124    14.165 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=1, routed)           0.000    14.165    main_i/Pipelining_Execution_0/U0/Operand1[1]
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     8.520    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.866     9.386    
                         clock uncertainty           -0.067     9.319    
    SLICE_X44Y55         FDCE (Setup_fdce_C_D)        0.032     9.351    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                 -4.814    

Slack (VIOLATED) :        -4.761ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.724ns  (logic 3.678ns (37.822%)  route 6.046ns (62.178%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 8.519 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.905ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.020 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[3]
                         net (fo=1, routed)           0.304    11.324    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_4
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.306    11.630 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.154    11.784    main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.908 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_comp/O
                         net (fo=2, routed)           0.591    12.499    main_i/ALU_0/U0/ALU_OUT[12]
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.623 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp_1/O
                         net (fo=3, routed)           0.817    13.440    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.460    14.024    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.124    14.148 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000    14.148    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     8.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.905     9.424    
                         clock uncertainty           -0.067     9.357    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)        0.031     9.388    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                 -4.761    

Slack (VIOLATED) :        -4.742ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.682ns  (logic 3.340ns (34.498%)  route 6.342ns (65.502%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 8.519 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    10.682 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[3]
                         net (fo=1, routed)           0.449    11.130    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_4
    SLICE_X47Y57         LUT4 (Prop_lut4_I2_O)        0.306    11.436 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_comp/O
                         net (fo=1, routed)           0.292    11.729    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.853 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.809    12.662    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.786 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_comp/O
                         net (fo=3, routed)           0.657    13.443    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.567 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.415    13.982    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124    14.106 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000    14.106    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     8.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.880     9.399    
                         clock uncertainty           -0.067     9.332    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.032     9.364    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                 -4.742    

Slack (VIOLATED) :        -4.736ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.723ns  (logic 3.340ns (34.353%)  route 6.383ns (65.647%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    10.682 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[3]
                         net (fo=1, routed)           0.449    11.130    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_4
    SLICE_X47Y57         LUT4 (Prop_lut4_I2_O)        0.306    11.436 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_comp/O
                         net (fo=1, routed)           0.292    11.729    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.853 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.809    12.662    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.786 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_comp/O
                         net (fo=3, routed)           0.657    13.443    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.567 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.456    14.023    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.124    14.147 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000    14.147    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.880     9.397    
                         clock uncertainty           -0.067     9.330    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.081     9.411    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                 -4.736    

Slack (VIOLATED) :        -4.561ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.407ns  (logic 3.572ns (37.973%)  route 5.835ns (62.027%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 8.518 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.041 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[1]
                         net (fo=1, routed)           0.452    11.493    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_6
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.303    11.796 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_7/O
                         net (fo=2, routed)           0.303    12.099    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_7_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    12.223 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.298    12.521    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.645 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0/O
                         net (fo=2, routed)           0.476    13.121    main_i/CU_WriteSelector_0/U0/ALU_Out[10]
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.245 r  main_i/CU_WriteSelector_0/U0/Write_Data[10]_INST_0/O
                         net (fo=2, routed)           0.586    13.831    main_i/Pipelining_WriteBack_0/U0/WriteData[10]
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.436     8.518    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C
                         clock pessimism              0.866     9.384    
                         clock uncertainty           -0.067     9.317    
    SLICE_X44Y59         FDCE (Setup_fdce_C_D)       -0.047     9.270    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                 -4.561    

Slack (VIOLATED) :        -4.551ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.472ns  (logic 3.582ns (37.816%)  route 5.890ns (62.183%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.927 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/O[1]
                         net (fo=1, routed)           0.616    11.543    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_6
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.303    11.846 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_5_comp/O
                         net (fo=1, routed)           0.149    11.994    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_5_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.118 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_2/O
                         net (fo=2, routed)           0.549    12.667    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_2_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.791 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, routed)           0.453    13.244    main_i/CU_WriteSelector_0/U0/ALU_Out[6]
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.368 r  main_i/CU_WriteSelector_0/U0/Write_Data[6]_INST_0/O
                         net (fo=2, routed)           0.404    13.772    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[6]
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    13.896 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[6]_INST_0/O
                         net (fo=1, routed)           0.000    13.896    main_i/Pipelining_Execution_0/U0/MA[6]
    SLICE_X39Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/C
                         clock pessimism              0.866     9.383    
                         clock uncertainty           -0.067     9.316    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.029     9.345    main_i/Pipelining_Execution_0/U0/ma_s_reg[6]
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                 -4.551    

Slack (VIOLATED) :        -4.539ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.456ns  (logic 3.694ns (39.066%)  route 5.762ns (60.934%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 8.513 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.603    13.756    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[13]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.880 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[13]_INST_0/O
                         net (fo=1, routed)           0.000    13.880    main_i/Pipelining_Execution_0/U0/Operand2[13]
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.431     8.513    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C
                         clock pessimism              0.866     9.379    
                         clock uncertainty           -0.067     9.312    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.029     9.341    main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                 -4.539    

Slack (VIOLATED) :        -4.509ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.432ns  (logic 3.217ns (34.108%)  route 6.215ns (65.892%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 8.516 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.426     8.835    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.959 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=13, routed)          0.215     9.175    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_1/O
                         net (fo=1, routed)           0.685     9.984    main_i/ALU_0/U0/SHIFT_RIGHT4[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    10.466 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[0]
                         net (fo=1, routed)           0.421    10.887    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.299    11.186 f  main_i/ALU_0/U0/ALU_OUT[1]_INST_0_i_4_comp/O
                         net (fo=1, routed)           0.394    11.581    main_i/ALU_0/U0/ALU_OUT[1]_INST_0_i_4_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  main_i/ALU_0/U0/ALU_OUT[1]_INST_0/O
                         net (fo=2, routed)           0.439    12.144    main_i/ALU_0/U0/ALU_OUT[1]
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.268 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_comp_1/O
                         net (fo=3, routed)           1.010    13.278    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.402 r  main_i/ALU_0/U0/NOT_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.330    13.732    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[5]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0_comp/O
                         net (fo=1, routed)           0.000    13.856    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     8.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.866     9.382    
                         clock uncertainty           -0.067     9.315    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.032     9.347    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 -4.509    

Slack (VIOLATED) :        -4.483ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.416ns  (logic 3.694ns (39.231%)  route 5.722ns (60.769%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 8.515 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.563    13.716    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.840 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[13]_INST_0/O
                         net (fo=1, routed)           0.000    13.840    main_i/Pipelining_Execution_0/U0/Operand1[13]
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     8.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/C
                         clock pessimism              0.880     9.395    
                         clock uncertainty           -0.067     9.328    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.029     9.357    main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.357    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                 -4.483    

Slack (VIOLATED) :        -4.440ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.264ns  (logic 3.570ns (38.535%)  route 5.694ns (61.465%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.535    13.688    main_i/Pipelining_WriteBack_0/U0/WriteData[13]
    SLICE_X40Y60         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X40Y60         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/C
                         clock pessimism              0.880     9.397    
                         clock uncertainty           -0.067     9.330    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)       -0.081     9.249    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                 -4.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.256%)  route 0.296ns (67.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/Q
                         net (fo=1, routed)           0.296     3.353    main_i/Pipelining_Controller_0/U0/write_back_buffer[13]
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/C
                         clock pessimism              0.160     3.181    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.063     3.244    main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     3.058 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/Q
                         net (fo=1, routed)           0.056     3.114    main_i/Pipelining_Controller_0/U0/execution_buffer[6]
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/C
                         clock pessimism             -0.104     2.917    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.071     2.988    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     3.058 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/Q
                         net (fo=2, routed)           0.068     3.126    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg_n_0_[2]
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/C
                         clock pessimism             -0.104     2.917    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.075     2.992    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     3.081 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/Q
                         net (fo=2, routed)           0.070     3.151    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg_n_0_[3]
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/C
                         clock pessimism             -0.104     2.917    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.060     2.977    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.519ns = ( 3.019 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X30Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     3.080 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/Q
                         net (fo=3, routed)           0.126     3.206    main_i/Pipelining_Controller_0/U0/execution_buffer[10]
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.019    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/C
                         clock pessimism             -0.069     2.950    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.070     3.020    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/Q
                         net (fo=1, routed)           0.116     3.173    main_i/Pipelining_WriteBack_0/U0/Is_ALU_OP
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/C
                         clock pessimism             -0.104     2.916    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.066     2.982    main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.946%)  route 0.402ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.418ns = ( 2.918 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.564     2.918    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     3.059 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/Q
                         net (fo=13, routed)          0.402     3.461    main_i/Pipelining_Controller_0/U0/rf_read_buffer[14]
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
                         clock pessimism              0.165     3.185    
    SLICE_X31Y52         FDCE (Hold_fdce_C_D)         0.070     3.255    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.243%)  route 0.145ns (43.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X39Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/Q
                         net (fo=34, routed)          0.145     3.202    main_i/Decoder_0/U0/Instruction[12]
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.045     3.247 r  main_i/Decoder_0/U0/Immediate[4]_INST_0/O
                         net (fo=1, routed)           0.000     3.247    main_i/Pipelining_Execution_0/U0/Immediate[4]
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/C
                         clock pessimism             -0.088     2.932    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.092     3.024    main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.074%)  route 0.146ns (43.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X39Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/Q
                         net (fo=34, routed)          0.146     3.203    main_i/Decoder_0/U0/Instruction[12]
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.045     3.248 r  main_i/Decoder_0/U0/Immediate[6]_INST_0/O
                         net (fo=1, routed)           0.000     3.248    main_i/Pipelining_Execution_0/U0/Immediate[6]
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/C
                         clock pessimism             -0.088     2.932    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.091     3.023    main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.128     3.044 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/Q
                         net (fo=1, routed)           0.124     3.168    main_i/Pipelining_Controller_0/U0/write_back_buffer[4]
    SLICE_X37Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X37Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
                         clock pessimism             -0.091     2.929    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.013     2.942    main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         InstrLoad_CLK_main_clk_wiz_0_0
Waveform(ns):       { 2.500 5.000 }
Period(ns):         5.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/I
Min Period        n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   main_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0
  To Clock:  clkfbout_main_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.704ns (16.084%)  route 3.673ns (83.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.356     3.477    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X30Y48         FDSE (Setup_fdse_C_S)       -0.524     8.479    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.704ns (16.084%)  route 3.673ns (83.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.356     3.477    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X30Y48         FDSE (Setup_fdse_C_S)       -0.524     8.479    main_i/Debugger_0/U0/tx_data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.704ns (15.422%)  route 3.861ns (84.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.591     1.764    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.888 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_1/O
                         net (fo=20, routed)          1.777     3.665    main_i/Debugger_0/U0/tx_instruction_buffer_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.433     8.481    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.485     8.966    
                         clock uncertainty           -0.074     8.892    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.205     8.687    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.574    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.574    main_i/Debugger_0/U0/tx_data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.574    main_i/Debugger_0/U0/tx_data_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524     8.479    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X30Y47         FDSE (Setup_fdse_C_S)       -0.524     8.479    main_i/Debugger_0/U0/tx_data_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X31Y47         FDRE (Setup_fdre_C_R)       -0.429     8.574    main_i/Debugger_0/U0/tx_data_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X31Y47         FDSE (Setup_fdse_C_S)       -0.429     8.574    main_i/Debugger_0/U0/tx_data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_out_reg/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X31Y44         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.109    -0.332    main_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X30Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.287 r  main_i/TX_UART_0/U0/tx_data_out_i_2/O
                         net (fo=1, routed)           0.000    -0.287    main_i/TX_UART_0/U0/tx_data_out_i_2_n_0
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
                         clock pessimism              0.252    -0.569    
    SLICE_X30Y44         FDSE (Hold_fdse_C_D)         0.120    -0.449    main_i/TX_UART_0/U0/tx_data_out_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/Debugger_0/U0/clk
    SLICE_X31Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  main_i/Debugger_0/U0/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.328    main_i/TX_UART_0/U0/data_in[5]
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[5]/C
                         clock pessimism              0.255    -0.566    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.072    -0.494    main_i/TX_UART_0/U0/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.160%)  route 0.087ns (31.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/TX_UART_0/U0/clk
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/Q
                         net (fo=20, routed)          0.087    -0.355    main_i/TX_UART_0/U0/clk_cnt_reg_n_0_[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  main_i/TX_UART_0/U0/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    main_i/TX_UART_0/U0/clk_cnt[5]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
                         clock pessimism              0.251    -0.570    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.092    -0.478    main_i/TX_UART_0/U0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  main_i/RX_UART_0/U0/data_output_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.326    main_i/Debugger_0/U0/rx_data[0]
    SLICE_X33Y44         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/Debugger_0/U0/clk
    SLICE_X33Y44         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
                         clock pessimism              0.255    -0.566    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.070    -0.496    main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/TX_UART_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  main_i/TX_UART_0/U0/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.091    -0.351    main_i/TX_UART_0/U0/clk_cnt_reg_n_0_[5]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.306 r  main_i/TX_UART_0/U0/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    main_i/TX_UART_0/U0/clk_cnt[0]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                         clock pessimism              0.251    -0.570    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.092    -0.478    main_i/TX_UART_0/U0/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.048%)  route 0.129ns (43.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[5]/Q
                         net (fo=2, routed)           0.129    -0.292    main_i/RX_UART_0/U0/data_out[5]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.072    -0.476    main_i/RX_UART_0/U0/data_output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/Q
                         net (fo=3, routed)           0.073    -0.361    main_i/TX_UART_0/U0/send_valid0
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.098    -0.263 r  main_i/TX_UART_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    main_i/TX_UART_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121    -0.461    main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.798%)  route 0.120ns (42.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.300    main_i/RX_UART_0/U0/data_out[4]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[4]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.047    -0.501    main_i/RX_UART_0/U0/data_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.403%)  route 0.122ns (42.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.299    main_i/RX_UART_0/U0/data_out[1]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[1]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.047    -0.501    main_i/RX_UART_0/U0/data_output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.366%)  route 0.157ns (52.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.566    -0.581    main_i/Debugger_0/U0/clk
    SLICE_X32Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  main_i/Debugger_0/U0/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.157    -0.284    main_i/TX_UART_0/U0/data_in[6]
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[6]/C
                         clock pessimism              0.255    -0.566    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.075    -0.491    main_i/TX_UART_0/U0/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Debug_CLK100MHZ_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   main_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y44     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y44     main_i/Debugger_0/U0/rx_instruction_buffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y44     main_i/Debugger_0/U0/rx_instruction_buffer_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     main_i/Debugger_0/U0/debug_clk_stop_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0_1

Setup :           12  Failing Endpoints,  Worst Slack       -0.860ns,  Total Violation       -7.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 2.790ns (48.338%)  route 2.982ns (51.662%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.015 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.015    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.782ns (48.266%)  route 2.982ns (51.734%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.007 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.007    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 2.706ns (47.575%)  route 2.982ns (52.425%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.931 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.931    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_5
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[14]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 2.686ns (47.390%)  route 2.982ns (52.610%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.911 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.911    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 -0.756    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.673ns (47.269%)  route 2.982ns (52.731%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.898 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.898    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.665ns (47.195%)  route 2.982ns (52.805%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.890 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.890    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.589ns (46.474%)  route 2.982ns (53.526%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.814 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.814    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.569ns (46.281%)  route 2.982ns (53.719%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.794 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.794    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.445ns (45.054%)  route 2.982ns (54.946%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.670 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.670    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.487ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.411ns (44.660%)  route 2.988ns (55.340%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.039 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.598     6.637    main_i/ProgramCounter_0/U0/relative_jump_destination[3]_alias
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.306     6.943 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_comp/O
                         net (fo=1, routed)           0.000     6.943    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.319    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.642 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.642    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.046    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     7.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                 -0.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.844%)  route 0.279ns (57.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.279     0.974    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.019 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.019    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__1_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/C
                         clock pessimism              0.135     0.796    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.107     0.903    main_i/Pipelining_Controller_0/U0/output_forward_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.788%)  route 0.330ns (61.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.330     1.025    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.070 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__2/O
                         net (fo=1, routed)           0.000     1.070    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__2_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                         clock pessimism              0.135     0.796    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.092     0.888    main_i/Pipelining_Controller_0/U0/output_forward_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.387ns (62.163%)  route 0.236ns (37.837%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.155 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_7
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.400ns (62.937%)  route 0.236ns (37.063%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.168 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.168    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_5
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.209ns (34.392%)  route 0.399ns (65.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.399     1.094    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.139 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.139    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__0_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
                         clock pessimism              0.135     0.796    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.092     0.888    main_i/Pipelining_Controller_0/U0/output_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.755%)  route 0.189ns (57.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.672 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/Q
                         net (fo=1, routed)           0.189     0.861    main_i/Pipelining_Controller_0/U0/rf_forward_reg_c_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C
                         clock pessimism             -0.130     0.531    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.075     0.606    main_i/Pipelining_Controller_0/U0/execution_forward_reg_c
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.404     1.099    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.144 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3/O
                         net (fo=1, routed)           0.000     1.144    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                         clock pessimism              0.135     0.796    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.091     0.887    main_i/Pipelining_Controller_0/U0/output_forward_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.423ns (64.231%)  route 0.236ns (35.769%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.191 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.191    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.425ns (64.339%)  route 0.236ns (35.661%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.193    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.427ns (64.447%)  route 0.236ns (35.553%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.142 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.142    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.195 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.195    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.140     0.799    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134     0.933    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         InstrExec_CLK_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   main_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X40Y51     main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y58     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y58     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y52     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y58     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y58     main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1

Setup :           62  Failing Endpoints,  Worst Slack       -4.813ns,  Total Violation     -238.382ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.813ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.741ns  (logic 3.678ns (37.760%)  route 6.063ns (62.240%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 8.520 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.020 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[3]
                         net (fo=1, routed)           0.304    11.324    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_4
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.306    11.630 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.154    11.784    main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.908 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_comp/O
                         net (fo=2, routed)           0.591    12.499    main_i/ALU_0/U0/ALU_OUT[12]
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.623 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp_1/O
                         net (fo=3, routed)           0.817    13.440    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.476    14.041    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124    14.165 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=1, routed)           0.000    14.165    main_i/Pipelining_Execution_0/U0/Operand1[1]
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     8.520    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.866     9.386    
                         clock uncertainty           -0.067     9.319    
    SLICE_X44Y55         FDCE (Setup_fdce_C_D)        0.032     9.351    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                 -4.813    

Slack (VIOLATED) :        -4.760ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.724ns  (logic 3.678ns (37.822%)  route 6.046ns (62.178%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 8.519 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.905ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.020 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[3]
                         net (fo=1, routed)           0.304    11.324    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_4
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.306    11.630 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.154    11.784    main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.908 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_comp/O
                         net (fo=2, routed)           0.591    12.499    main_i/ALU_0/U0/ALU_OUT[12]
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.623 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp_1/O
                         net (fo=3, routed)           0.817    13.440    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.460    14.024    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.124    14.148 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000    14.148    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     8.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.905     9.424    
                         clock uncertainty           -0.067     9.357    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)        0.031     9.388    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                 -4.760    

Slack (VIOLATED) :        -4.741ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.682ns  (logic 3.340ns (34.498%)  route 6.342ns (65.502%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 8.519 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    10.682 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[3]
                         net (fo=1, routed)           0.449    11.130    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_4
    SLICE_X47Y57         LUT4 (Prop_lut4_I2_O)        0.306    11.436 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_comp/O
                         net (fo=1, routed)           0.292    11.729    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.853 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.809    12.662    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.786 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_comp/O
                         net (fo=3, routed)           0.657    13.443    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.567 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.415    13.982    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124    14.106 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000    14.106    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     8.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.880     9.399    
                         clock uncertainty           -0.067     9.332    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.032     9.364    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                 -4.741    

Slack (VIOLATED) :        -4.735ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.723ns  (logic 3.340ns (34.353%)  route 6.383ns (65.647%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    10.682 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[3]
                         net (fo=1, routed)           0.449    11.130    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_4
    SLICE_X47Y57         LUT4 (Prop_lut4_I2_O)        0.306    11.436 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_comp/O
                         net (fo=1, routed)           0.292    11.729    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.853 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.809    12.662    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.786 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_comp/O
                         net (fo=3, routed)           0.657    13.443    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.567 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.456    14.023    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.124    14.147 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000    14.147    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.880     9.397    
                         clock uncertainty           -0.067     9.330    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.081     9.411    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                 -4.735    

Slack (VIOLATED) :        -4.560ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.407ns  (logic 3.572ns (37.973%)  route 5.835ns (62.027%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 8.518 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.041 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[1]
                         net (fo=1, routed)           0.452    11.493    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_6
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.303    11.796 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_7/O
                         net (fo=2, routed)           0.303    12.099    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_7_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    12.223 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.298    12.521    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.645 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0/O
                         net (fo=2, routed)           0.476    13.121    main_i/CU_WriteSelector_0/U0/ALU_Out[10]
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.245 r  main_i/CU_WriteSelector_0/U0/Write_Data[10]_INST_0/O
                         net (fo=2, routed)           0.586    13.831    main_i/Pipelining_WriteBack_0/U0/WriteData[10]
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.436     8.518    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C
                         clock pessimism              0.866     9.384    
                         clock uncertainty           -0.067     9.317    
    SLICE_X44Y59         FDCE (Setup_fdce_C_D)       -0.047     9.270    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                 -4.560    

Slack (VIOLATED) :        -4.551ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.472ns  (logic 3.582ns (37.816%)  route 5.890ns (62.183%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.927 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/O[1]
                         net (fo=1, routed)           0.616    11.543    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_6
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.303    11.846 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_5_comp/O
                         net (fo=1, routed)           0.149    11.994    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_5_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.118 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_2/O
                         net (fo=2, routed)           0.549    12.667    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_2_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.791 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, routed)           0.453    13.244    main_i/CU_WriteSelector_0/U0/ALU_Out[6]
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.368 r  main_i/CU_WriteSelector_0/U0/Write_Data[6]_INST_0/O
                         net (fo=2, routed)           0.404    13.772    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[6]
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    13.896 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[6]_INST_0/O
                         net (fo=1, routed)           0.000    13.896    main_i/Pipelining_Execution_0/U0/MA[6]
    SLICE_X39Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/C
                         clock pessimism              0.866     9.383    
                         clock uncertainty           -0.067     9.316    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.029     9.345    main_i/Pipelining_Execution_0/U0/ma_s_reg[6]
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                 -4.551    

Slack (VIOLATED) :        -4.538ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.456ns  (logic 3.694ns (39.066%)  route 5.762ns (60.934%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 8.513 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.603    13.756    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[13]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.880 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[13]_INST_0/O
                         net (fo=1, routed)           0.000    13.880    main_i/Pipelining_Execution_0/U0/Operand2[13]
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.431     8.513    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C
                         clock pessimism              0.866     9.379    
                         clock uncertainty           -0.067     9.312    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.029     9.341    main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                 -4.538    

Slack (VIOLATED) :        -4.509ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.432ns  (logic 3.217ns (34.108%)  route 6.215ns (65.892%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 8.516 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.426     8.835    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.959 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=13, routed)          0.215     9.175    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_1/O
                         net (fo=1, routed)           0.685     9.984    main_i/ALU_0/U0/SHIFT_RIGHT4[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    10.466 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[0]
                         net (fo=1, routed)           0.421    10.887    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.299    11.186 f  main_i/ALU_0/U0/ALU_OUT[1]_INST_0_i_4_comp/O
                         net (fo=1, routed)           0.394    11.581    main_i/ALU_0/U0/ALU_OUT[1]_INST_0_i_4_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  main_i/ALU_0/U0/ALU_OUT[1]_INST_0/O
                         net (fo=2, routed)           0.439    12.144    main_i/ALU_0/U0/ALU_OUT[1]
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.268 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_comp_1/O
                         net (fo=3, routed)           1.010    13.278    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.402 r  main_i/ALU_0/U0/NOT_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.330    13.732    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[5]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0_comp/O
                         net (fo=1, routed)           0.000    13.856    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     8.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.866     9.382    
                         clock uncertainty           -0.067     9.315    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.032     9.347    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 -4.509    

Slack (VIOLATED) :        -4.483ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.416ns  (logic 3.694ns (39.231%)  route 5.722ns (60.769%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 8.515 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.563    13.716    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.840 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[13]_INST_0/O
                         net (fo=1, routed)           0.000    13.840    main_i/Pipelining_Execution_0/U0/Operand1[13]
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     8.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/C
                         clock pessimism              0.880     9.395    
                         clock uncertainty           -0.067     9.328    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.029     9.357    main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.357    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                 -4.483    

Slack (VIOLATED) :        -4.439ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.264ns  (logic 3.570ns (38.535%)  route 5.694ns (61.465%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.535    13.688    main_i/Pipelining_WriteBack_0/U0/WriteData[13]
    SLICE_X40Y60         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X40Y60         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/C
                         clock pessimism              0.880     9.397    
                         clock uncertainty           -0.067     9.330    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)       -0.081     9.249    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                 -4.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.256%)  route 0.296ns (67.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/Q
                         net (fo=1, routed)           0.296     3.353    main_i/Pipelining_Controller_0/U0/write_back_buffer[13]
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/C
                         clock pessimism              0.160     3.181    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.063     3.244    main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     3.058 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/Q
                         net (fo=1, routed)           0.056     3.114    main_i/Pipelining_Controller_0/U0/execution_buffer[6]
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/C
                         clock pessimism             -0.104     2.917    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.071     2.988    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     3.058 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/Q
                         net (fo=2, routed)           0.068     3.126    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg_n_0_[2]
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/C
                         clock pessimism             -0.104     2.917    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.075     2.992    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     3.081 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/Q
                         net (fo=2, routed)           0.070     3.151    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg_n_0_[3]
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/C
                         clock pessimism             -0.104     2.917    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.060     2.977    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.519ns = ( 3.019 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X30Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     3.080 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/Q
                         net (fo=3, routed)           0.126     3.206    main_i/Pipelining_Controller_0/U0/execution_buffer[10]
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.019    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/C
                         clock pessimism             -0.069     2.950    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.070     3.020    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/Q
                         net (fo=1, routed)           0.116     3.173    main_i/Pipelining_WriteBack_0/U0/Is_ALU_OP
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/C
                         clock pessimism             -0.104     2.916    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.066     2.982    main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.946%)  route 0.402ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.418ns = ( 2.918 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.564     2.918    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     3.059 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/Q
                         net (fo=13, routed)          0.402     3.461    main_i/Pipelining_Controller_0/U0/rf_read_buffer[14]
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
                         clock pessimism              0.165     3.185    
    SLICE_X31Y52         FDCE (Hold_fdce_C_D)         0.070     3.255    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.243%)  route 0.145ns (43.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X39Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/Q
                         net (fo=34, routed)          0.145     3.202    main_i/Decoder_0/U0/Instruction[12]
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.045     3.247 r  main_i/Decoder_0/U0/Immediate[4]_INST_0/O
                         net (fo=1, routed)           0.000     3.247    main_i/Pipelining_Execution_0/U0/Immediate[4]
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/C
                         clock pessimism             -0.088     2.932    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.092     3.024    main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.074%)  route 0.146ns (43.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X39Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/Q
                         net (fo=34, routed)          0.146     3.203    main_i/Decoder_0/U0/Instruction[12]
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.045     3.248 r  main_i/Decoder_0/U0/Immediate[6]_INST_0/O
                         net (fo=1, routed)           0.000     3.248    main_i/Pipelining_Execution_0/U0/Immediate[6]
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/C
                         clock pessimism             -0.088     2.932    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.091     3.023    main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.128     3.044 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/Q
                         net (fo=1, routed)           0.124     3.168    main_i/Pipelining_Controller_0/U0/write_back_buffer[4]
    SLICE_X37Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X37Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
                         clock pessimism             -0.091     2.929    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.013     2.942    main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         InstrLoad_CLK_main_clk_wiz_0_0_1
Waveform(ns):       { 2.500 5.000 }
Period(ns):         5.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/I
Min Period        n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   main_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y52     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
Min Period        n/a     FDCE/C               n/a            1.000         5.000       4.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X38Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X30Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y50     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         2.500       2.000      SLICE_X31Y51     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0_1
  To Clock:  clkfbout_main_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.792ns,  Total Violation      -18.355ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.293ns  (logic 0.890ns (27.028%)  route 2.403ns (72.972%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 7.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.553     7.231    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.518     7.749 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/Q
                         net (fo=5, routed)           0.757     8.506    main_i/IROM_0/Address[8]
    SLICE_X32Y49         LUT4 (Prop_lut4_I1_O)        0.124     8.630 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.900     9.530    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.654 r  main_i/IROM_0/Data[12]_INST_0/O
                         net (fo=2, routed)           0.746    10.400    main_i/Debugger_0/U0/pc_current_addr[12]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.124    10.524 r  main_i/Debugger_0/U0/tx_data_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000    10.524    main_i/Debugger_0/U0/p_0_in[12]
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[12]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.029     8.732    main_i/Debugger_0/U0/tx_data_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.446ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.892ns  (logic 0.766ns (26.486%)  route 2.126ns (73.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.078     8.839    main_i/IROM_0/Address[0]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.963 r  main_i/IROM_0/g0_b5/O
                         net (fo=1, routed)           0.466     9.429    main_i/IROM_0/g0_b5_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.553 r  main_i/IROM_0/Data[5]_INST_0/O
                         net (fo=2, routed)           0.583    10.136    main_i/Debugger_0/U0/pc_current_addr[5]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X30Y48         FDSE (Setup_fdse_C_D)       -0.013     8.690    main_i/Debugger_0/U0/tx_data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 -1.446    

Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.819ns  (logic 0.766ns (27.175%)  route 2.053ns (72.825%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.079     8.841    main_i/IROM_0/Address[1]
    SLICE_X35Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.965 r  main_i/IROM_0/g0_b0/O
                         net (fo=1, routed)           0.582     9.547    main_i/IROM_0/g0_b0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.671 r  main_i/IROM_0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.391    10.062    main_i/Debugger_0/U0/pc_current_addr[0]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X33Y48         FDSE (Setup_fdse_C_D)       -0.040     8.663    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.348ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.764ns  (logic 0.766ns (27.714%)  route 1.998ns (72.286%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.042     8.804    main_i/IROM_0/Address[0]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.928 r  main_i/IROM_0/g0_b7/O
                         net (fo=1, routed)           0.566     9.494    main_i/IROM_0/g0_b7_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.618 r  main_i/IROM_0/Data[7]_INST_0/O
                         net (fo=2, routed)           0.390    10.008    main_i/Debugger_0/U0/pc_current_addr[7]
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X31Y47         FDSE (Setup_fdse_C_D)       -0.043     8.660    main_i/Debugger_0/U0/tx_data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 -1.348    

Slack (VIOLATED) :        -1.292ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.708ns  (logic 0.766ns (28.288%)  route 1.942ns (71.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.953     8.715    main_i/IROM_0/Address[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.839 r  main_i/IROM_0/g0_b8/O
                         net (fo=1, routed)           0.638     9.477    main_i/IROM_0/g0_b8_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  main_i/IROM_0/Data[8]_INST_0/O
                         net (fo=2, routed)           0.350     9.951    main_i/Debugger_0/U0/pc_current_addr[8]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X33Y48         FDSE (Setup_fdse_C_D)       -0.043     8.660    main_i/Debugger_0/U0/tx_data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                 -1.292    

Slack (VIOLATED) :        -1.272ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.483%)  route 1.923ns (71.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.087     8.848    main_i/IROM_0/Address[1]
    SLICE_X34Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.972 r  main_i/IROM_0/g0_b6/O
                         net (fo=1, routed)           0.495     9.467    main_i/IROM_0/g0_b6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.591 r  main_i/IROM_0/Data[6]_INST_0/O
                         net (fo=2, routed)           0.342     9.933    main_i/Debugger_0/U0/pc_current_addr[6]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.447     8.496    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[6]/C
                         clock pessimism              0.399     8.895    
                         clock uncertainty           -0.194     8.701    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040     8.661    main_i/Debugger_0/U0/tx_data_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -1.272    

Slack (VIOLATED) :        -1.256ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.682ns  (logic 0.766ns (28.560%)  route 1.916ns (71.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 7.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.553     7.231    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.518     7.749 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=5, routed)           0.683     8.433    main_i/IROM_0/Address[11]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.557 f  main_i/IROM_0/Data[15]_INST_0_i_1/O
                         net (fo=16, routed)          0.890     9.447    main_i/IROM_0/Data[15]_INST_0_i_1_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.571 r  main_i/IROM_0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.343     9.913    main_i/Debugger_0/U0/pc_current_addr[2]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.447     8.496    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.399     8.895    
                         clock uncertainty           -0.194     8.701    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043     8.658    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 -1.256    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.639ns  (logic 0.766ns (29.028%)  route 1.873ns (70.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.916     8.678    main_i/IROM_0/Address[0]
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.802 r  main_i/IROM_0/g0_b11/O
                         net (fo=1, routed)           0.622     9.424    main_i/IROM_0/g0_b11_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.548 r  main_i/IROM_0/Data[11]_INST_0/O
                         net (fo=2, routed)           0.335     9.882    main_i/Debugger_0/U0/pc_current_addr[11]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X30Y48         FDSE (Setup_fdse_C_D)       -0.016     8.687    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.664ns  (logic 0.884ns (33.177%)  route 1.780ns (66.823%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.918     8.680    main_i/IROM_0/Address[0]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.804 r  main_i/IROM_0/g0_b4/O
                         net (fo=1, routed)           0.433     9.237    main_i/IROM_0/g0_b4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  main_i/IROM_0/Data[4]_INST_0/O
                         net (fo=2, routed)           0.429     9.790    main_i/Debugger_0/U0/pc_current_addr[4]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.118     9.908 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     9.908    main_i/Debugger_0/U0/p_0_in[4]
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.075     8.778    main_i/Debugger_0/U0/tx_data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.619ns  (logic 0.766ns (29.249%)  route 1.853ns (70.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.069     8.831    main_i/IROM_0/Address[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  main_i/IROM_0/g0_b15/O
                         net (fo=1, routed)           0.784     9.739    main_i/IROM_0/g0_b15_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.863 r  main_i/IROM_0/Data[15]_INST_0/O
                         net (fo=2, routed)           0.000     9.863    main_i/Debugger_0/U0/pc_current_addr[15]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X32Y49         FDSE (Setup_fdse_C_D)        0.031     8.734    main_i/Debugger_0/U0/tx_data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 -1.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.975%)  route 0.311ns (55.025%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.156     1.050    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.095 r  main_i/IROM_0/Data[1]_INST_0/O
                         net (fo=2, routed)           0.000     1.095    main_i/Debugger_0/U0/pc_current_addr[1]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X32Y49         FDSE (Hold_fdse_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.254ns (42.063%)  route 0.350ns (57.937%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=20, routed)          0.255     0.949    main_i/IROM_0/Address[4]
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  main_i/IROM_0/g0_b9/O
                         net (fo=1, routed)           0.095     1.089    main_i/IROM_0/g0_b9_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.134 r  main_i/IROM_0/Data[9]_INST_0/O
                         net (fo=2, routed)           0.000     1.134    main_i/Debugger_0/U0/pc_current_addr[9]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.254ns (41.200%)  route 0.362ns (58.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=20, routed)          0.314     1.008    main_i/IROM_0/Address[4]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.053 r  main_i/IROM_0/g0_b14/O
                         net (fo=1, routed)           0.049     1.102    main_i/IROM_0/g0_b14_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.147 r  main_i/IROM_0/Data[14]_INST_0/O
                         net (fo=2, routed)           0.000     1.147    main_i/Debugger_0/U0/pc_current_addr[14]
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.370%)  route 0.437ns (67.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/Q
                         net (fo=19, routed)          0.437     1.131    main_i/IROM_0/Address[14]
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.176 r  main_i/IROM_0/Data[13]_INST_0/O
                         net (fo=2, routed)           0.000     1.176    main_i/Debugger_0/U0/pc_current_addr[13]
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X30Y47         FDSE (Hold_fdse_C_D)         0.121     0.050    main_i/Debugger_0/U0/tx_data_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.619%)  route 0.413ns (66.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/Q
                         net (fo=18, routed)          0.413     1.107    main_i/IROM_0/Address[15]
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.152 r  main_i/IROM_0/Data[15]_INST_0/O
                         net (fo=2, routed)           0.000     1.152    main_i/Debugger_0/U0/pc_current_addr[15]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X32Y49         FDSE (Hold_fdse_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.254ns (37.190%)  route 0.429ns (62.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.275     1.168    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.213 r  main_i/IROM_0/Data[10]_INST_0/O
                         net (fo=2, routed)           0.000     1.213    main_i/Debugger_0/U0/pc_current_addr[10]
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120     0.049    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.254ns (37.140%)  route 0.430ns (62.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.276     1.169    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.214 r  main_i/IROM_0/Data[3]_INST_0/O
                         net (fo=2, routed)           0.000     1.214    main_i/Debugger_0/U0/pc_current_addr[3]
    SLICE_X33Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[3]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X33Y47         FDSE (Hold_fdse_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.209ns (28.868%)  route 0.515ns (71.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/Q
                         net (fo=19, routed)          0.387     1.081    main_i/IROM_0/Address[14]
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.126 r  main_i/IROM_0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.128     1.254    main_i/Debugger_0/U0/pc_current_addr[0]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.078     0.007    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.663%)  route 0.520ns (71.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/Q
                         net (fo=20, routed)          0.399     1.093    main_i/IROM_0/Address[13]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.138 r  main_i/IROM_0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.122     1.259    main_i/Debugger_0/U0/pc_current_addr[2]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.194    -0.073    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     0.003    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.254ns (33.902%)  route 0.495ns (66.098%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/Q
                         net (fo=5, routed)           0.166     0.860    main_i/IROM_0/Address[12]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.905 f  main_i/IROM_0/Data[15]_INST_0_i_1/O
                         net (fo=16, routed)          0.218     1.123    main_i/IROM_0/Data[15]_INST_0_i_1_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.168 r  main_i/IROM_0/Data[11]_INST_0/O
                         net (fo=2, routed)           0.112     1.279    main_i/Debugger_0/U0/pc_current_addr[11]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X30Y48         FDSE (Hold_fdse_C_D)         0.060    -0.011    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.291    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.450ns,  Total Violation       -1.450ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.450ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        0.743ns  (logic 0.580ns (78.049%)  route 0.163ns (21.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 9.424 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946     3.276 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     5.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     7.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     7.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     9.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X32Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.456     9.880 r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/Q
                         net (fo=18, routed)          0.163    10.043    main_i/Debugger_0/U0/wlb_in
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.167 r  main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    10.167    main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.433     8.481    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.399     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.031     8.717    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                 -1.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.150ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X32Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/Q
                         net (fo=18, routed)          0.063     3.120    main_i/Debugger_0/U0/wlb_in
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.045     3.165 r  main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     3.165    main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.828    -0.826    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.194    -0.077    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092     0.015    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  3.150    





---------------------------------------------------------------------------------------------------
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.704ns (16.084%)  route 3.673ns (83.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.356     3.477    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y48         FDSE (Setup_fdse_C_S)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.704ns (16.084%)  route 3.673ns (83.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.356     3.477    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y48         FDSE (Setup_fdse_C_S)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.704ns (15.422%)  route 3.861ns (84.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.591     1.764    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.888 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_1/O
                         net (fo=20, routed)          1.777     3.665    main_i/Debugger_0/U0/tx_instruction_buffer_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.433     8.481    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.485     8.966    
                         clock uncertainty           -0.074     8.891    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.205     8.686    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y47         FDSE (Setup_fdse_C_S)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X31Y47         FDRE (Setup_fdre_C_R)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X31Y47         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_out_reg/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X31Y44         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.109    -0.332    main_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X30Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.287 r  main_i/TX_UART_0/U0/tx_data_out_i_2/O
                         net (fo=1, routed)           0.000    -0.287    main_i/TX_UART_0/U0/tx_data_out_i_2_n_0
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X30Y44         FDSE (Hold_fdse_C_D)         0.120    -0.375    main_i/TX_UART_0/U0/tx_data_out_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/Debugger_0/U0/clk
    SLICE_X31Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  main_i/Debugger_0/U0/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.328    main_i/TX_UART_0/U0/data_in[5]
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[5]/C
                         clock pessimism              0.255    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.072    -0.420    main_i/TX_UART_0/U0/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.160%)  route 0.087ns (31.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/TX_UART_0/U0/clk
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/Q
                         net (fo=20, routed)          0.087    -0.355    main_i/TX_UART_0/U0/clk_cnt_reg_n_0_[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  main_i/TX_UART_0/U0/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    main_i/TX_UART_0/U0/clk_cnt[5]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
                         clock pessimism              0.251    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.092    -0.404    main_i/TX_UART_0/U0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  main_i/RX_UART_0/U0/data_output_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.326    main_i/Debugger_0/U0/rx_data[0]
    SLICE_X33Y44         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/Debugger_0/U0/clk
    SLICE_X33Y44         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
                         clock pessimism              0.255    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.070    -0.422    main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/TX_UART_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  main_i/TX_UART_0/U0/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.091    -0.351    main_i/TX_UART_0/U0/clk_cnt_reg_n_0_[5]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.306 r  main_i/TX_UART_0/U0/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    main_i/TX_UART_0/U0/clk_cnt[0]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                         clock pessimism              0.251    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.092    -0.404    main_i/TX_UART_0/U0/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.048%)  route 0.129ns (43.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[5]/Q
                         net (fo=2, routed)           0.129    -0.292    main_i/RX_UART_0/U0/data_out[5]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.072    -0.402    main_i/RX_UART_0/U0/data_output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/Q
                         net (fo=3, routed)           0.073    -0.361    main_i/TX_UART_0/U0/send_valid0
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.098    -0.263 r  main_i/TX_UART_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    main_i/TX_UART_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121    -0.387    main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.798%)  route 0.120ns (42.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.300    main_i/RX_UART_0/U0/data_out[4]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[4]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.047    -0.427    main_i/RX_UART_0/U0/data_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.403%)  route 0.122ns (42.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.299    main_i/RX_UART_0/U0/data_out[1]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[1]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.047    -0.427    main_i/RX_UART_0/U0/data_output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.366%)  route 0.157ns (52.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.566    -0.581    main_i/Debugger_0/U0/clk
    SLICE_X32Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  main_i/Debugger_0/U0/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.157    -0.284    main_i/TX_UART_0/U0/data_in[6]
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[6]/C
                         clock pessimism              0.255    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.075    -0.417    main_i/TX_UART_0/U0/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.792ns,  Total Violation      -18.355ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        3.293ns  (logic 0.890ns (27.028%)  route 2.403ns (72.972%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 7.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.553     7.231    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.518     7.749 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/Q
                         net (fo=5, routed)           0.757     8.506    main_i/IROM_0/Address[8]
    SLICE_X32Y49         LUT4 (Prop_lut4_I1_O)        0.124     8.630 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.900     9.530    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.654 r  main_i/IROM_0/Data[12]_INST_0/O
                         net (fo=2, routed)           0.746    10.400    main_i/Debugger_0/U0/pc_current_addr[12]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.124    10.524 r  main_i/Debugger_0/U0/tx_data_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000    10.524    main_i/Debugger_0/U0/p_0_in[12]
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[12]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.029     8.732    main_i/Debugger_0/U0/tx_data_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.446ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.892ns  (logic 0.766ns (26.486%)  route 2.126ns (73.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.078     8.839    main_i/IROM_0/Address[0]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.963 r  main_i/IROM_0/g0_b5/O
                         net (fo=1, routed)           0.466     9.429    main_i/IROM_0/g0_b5_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.553 r  main_i/IROM_0/Data[5]_INST_0/O
                         net (fo=2, routed)           0.583    10.136    main_i/Debugger_0/U0/pc_current_addr[5]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X30Y48         FDSE (Setup_fdse_C_D)       -0.013     8.690    main_i/Debugger_0/U0/tx_data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 -1.446    

Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.819ns  (logic 0.766ns (27.175%)  route 2.053ns (72.825%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.079     8.841    main_i/IROM_0/Address[1]
    SLICE_X35Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.965 r  main_i/IROM_0/g0_b0/O
                         net (fo=1, routed)           0.582     9.547    main_i/IROM_0/g0_b0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.671 r  main_i/IROM_0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.391    10.062    main_i/Debugger_0/U0/pc_current_addr[0]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X33Y48         FDSE (Setup_fdse_C_D)       -0.040     8.663    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.348ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.764ns  (logic 0.766ns (27.714%)  route 1.998ns (72.286%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.042     8.804    main_i/IROM_0/Address[0]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.928 r  main_i/IROM_0/g0_b7/O
                         net (fo=1, routed)           0.566     9.494    main_i/IROM_0/g0_b7_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.618 r  main_i/IROM_0/Data[7]_INST_0/O
                         net (fo=2, routed)           0.390    10.008    main_i/Debugger_0/U0/pc_current_addr[7]
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X31Y47         FDSE (Setup_fdse_C_D)       -0.043     8.660    main_i/Debugger_0/U0/tx_data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 -1.348    

Slack (VIOLATED) :        -1.292ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.708ns  (logic 0.766ns (28.288%)  route 1.942ns (71.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.953     8.715    main_i/IROM_0/Address[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.839 r  main_i/IROM_0/g0_b8/O
                         net (fo=1, routed)           0.638     9.477    main_i/IROM_0/g0_b8_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  main_i/IROM_0/Data[8]_INST_0/O
                         net (fo=2, routed)           0.350     9.951    main_i/Debugger_0/U0/pc_current_addr[8]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X33Y48         FDSE (Setup_fdse_C_D)       -0.043     8.660    main_i/Debugger_0/U0/tx_data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                 -1.292    

Slack (VIOLATED) :        -1.272ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.483%)  route 1.923ns (71.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.087     8.848    main_i/IROM_0/Address[1]
    SLICE_X34Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.972 r  main_i/IROM_0/g0_b6/O
                         net (fo=1, routed)           0.495     9.467    main_i/IROM_0/g0_b6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.591 r  main_i/IROM_0/Data[6]_INST_0/O
                         net (fo=2, routed)           0.342     9.933    main_i/Debugger_0/U0/pc_current_addr[6]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.447     8.496    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[6]/C
                         clock pessimism              0.399     8.895    
                         clock uncertainty           -0.194     8.701    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040     8.661    main_i/Debugger_0/U0/tx_data_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -1.272    

Slack (VIOLATED) :        -1.256ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.682ns  (logic 0.766ns (28.560%)  route 1.916ns (71.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 7.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.553     7.231    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.518     7.749 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=5, routed)           0.683     8.433    main_i/IROM_0/Address[11]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.557 f  main_i/IROM_0/Data[15]_INST_0_i_1/O
                         net (fo=16, routed)          0.890     9.447    main_i/IROM_0/Data[15]_INST_0_i_1_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.571 r  main_i/IROM_0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.343     9.913    main_i/Debugger_0/U0/pc_current_addr[2]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.447     8.496    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.399     8.895    
                         clock uncertainty           -0.194     8.701    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043     8.658    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 -1.256    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.639ns  (logic 0.766ns (29.028%)  route 1.873ns (70.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.916     8.678    main_i/IROM_0/Address[0]
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.802 r  main_i/IROM_0/g0_b11/O
                         net (fo=1, routed)           0.622     9.424    main_i/IROM_0/g0_b11_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.548 r  main_i/IROM_0/Data[11]_INST_0/O
                         net (fo=2, routed)           0.335     9.882    main_i/Debugger_0/U0/pc_current_addr[11]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X30Y48         FDSE (Setup_fdse_C_D)       -0.016     8.687    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.664ns  (logic 0.884ns (33.177%)  route 1.780ns (66.823%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.918     8.680    main_i/IROM_0/Address[0]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.804 r  main_i/IROM_0/g0_b4/O
                         net (fo=1, routed)           0.433     9.237    main_i/IROM_0/g0_b4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  main_i/IROM_0/Data[4]_INST_0/O
                         net (fo=2, routed)           0.429     9.790    main_i/Debugger_0/U0/pc_current_addr[4]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.118     9.908 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     9.908    main_i/Debugger_0/U0/p_0_in[4]
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.075     8.778    main_i/Debugger_0/U0/tx_data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.619ns  (logic 0.766ns (29.249%)  route 1.853ns (70.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.069     8.831    main_i/IROM_0/Address[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  main_i/IROM_0/g0_b15/O
                         net (fo=1, routed)           0.784     9.739    main_i/IROM_0/g0_b15_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.863 r  main_i/IROM_0/Data[15]_INST_0/O
                         net (fo=2, routed)           0.000     9.863    main_i/Debugger_0/U0/pc_current_addr[15]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.703    
    SLICE_X32Y49         FDSE (Setup_fdse_C_D)        0.031     8.734    main_i/Debugger_0/U0/tx_data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 -1.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.975%)  route 0.311ns (55.025%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.156     1.050    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.095 r  main_i/IROM_0/Data[1]_INST_0/O
                         net (fo=2, routed)           0.000     1.095    main_i/Debugger_0/U0/pc_current_addr[1]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X32Y49         FDSE (Hold_fdse_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.254ns (42.063%)  route 0.350ns (57.937%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=20, routed)          0.255     0.949    main_i/IROM_0/Address[4]
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  main_i/IROM_0/g0_b9/O
                         net (fo=1, routed)           0.095     1.089    main_i/IROM_0/g0_b9_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.134 r  main_i/IROM_0/Data[9]_INST_0/O
                         net (fo=2, routed)           0.000     1.134    main_i/Debugger_0/U0/pc_current_addr[9]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.254ns (41.200%)  route 0.362ns (58.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=20, routed)          0.314     1.008    main_i/IROM_0/Address[4]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.053 r  main_i/IROM_0/g0_b14/O
                         net (fo=1, routed)           0.049     1.102    main_i/IROM_0/g0_b14_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.147 r  main_i/IROM_0/Data[14]_INST_0/O
                         net (fo=2, routed)           0.000     1.147    main_i/Debugger_0/U0/pc_current_addr[14]
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.370%)  route 0.437ns (67.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/Q
                         net (fo=19, routed)          0.437     1.131    main_i/IROM_0/Address[14]
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.176 r  main_i/IROM_0/Data[13]_INST_0/O
                         net (fo=2, routed)           0.000     1.176    main_i/Debugger_0/U0/pc_current_addr[13]
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X30Y47         FDSE (Hold_fdse_C_D)         0.121     0.050    main_i/Debugger_0/U0/tx_data_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.619%)  route 0.413ns (66.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/Q
                         net (fo=18, routed)          0.413     1.107    main_i/IROM_0/Address[15]
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.152 r  main_i/IROM_0/Data[15]_INST_0/O
                         net (fo=2, routed)           0.000     1.152    main_i/Debugger_0/U0/pc_current_addr[15]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X32Y49         FDSE (Hold_fdse_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.254ns (37.190%)  route 0.429ns (62.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.275     1.168    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.213 r  main_i/IROM_0/Data[10]_INST_0/O
                         net (fo=2, routed)           0.000     1.213    main_i/Debugger_0/U0/pc_current_addr[10]
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120     0.049    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.254ns (37.140%)  route 0.430ns (62.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.276     1.169    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.214 r  main_i/IROM_0/Data[3]_INST_0/O
                         net (fo=2, routed)           0.000     1.214    main_i/Debugger_0/U0/pc_current_addr[3]
    SLICE_X33Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[3]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X33Y47         FDSE (Hold_fdse_C_D)         0.092     0.021    main_i/Debugger_0/U0/tx_data_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.209ns (28.868%)  route 0.515ns (71.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/Q
                         net (fo=19, routed)          0.387     1.081    main_i/IROM_0/Address[14]
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.126 r  main_i/IROM_0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.128     1.254    main_i/Debugger_0/U0/pc_current_addr[0]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.078     0.007    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.663%)  route 0.520ns (71.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/Q
                         net (fo=20, routed)          0.399     1.093    main_i/IROM_0/Address[13]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.138 r  main_i/IROM_0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.122     1.259    main_i/Debugger_0/U0/pc_current_addr[2]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.194    -0.073    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     0.003    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.254ns (33.902%)  route 0.495ns (66.098%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/Q
                         net (fo=5, routed)           0.166     0.860    main_i/IROM_0/Address[12]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.905 f  main_i/IROM_0/Data[15]_INST_0_i_1/O
                         net (fo=16, routed)          0.218     1.123    main_i/IROM_0/Data[15]_INST_0_i_1_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.168 r  main_i/IROM_0/Data[11]_INST_0/O
                         net (fo=2, routed)           0.112     1.279    main_i/Debugger_0/U0/pc_current_addr[11]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.071    
    SLICE_X30Y48         FDSE (Hold_fdse_C_D)         0.060    -0.011    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.291    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.450ns,  Total Violation       -1.450ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.450ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns)
  Data Path Delay:        0.743ns  (logic 0.580ns (78.049%)  route 0.163ns (21.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 9.424 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946     3.276 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     5.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     7.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     7.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     9.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X32Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.456     9.880 r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/Q
                         net (fo=18, routed)          0.163    10.043    main_i/Debugger_0/U0/wlb_in
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.167 r  main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    10.167    main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.433     8.481    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.399     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.031     8.717    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                 -1.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.150ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X32Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/Q
                         net (fo=18, routed)          0.063     3.120    main_i/Debugger_0/U0/wlb_in
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.045     3.165 r  main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     3.165    main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.828    -0.826    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.194    -0.077    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092     0.015    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  3.150    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0

Setup :          910  Failing Endpoints,  Worst Slack       -2.684ns,  Total Violation    -1091.964ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.853ns  (logic 2.348ns (48.387%)  route 2.505ns (51.613%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.503    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.816 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, routed)           0.313     8.129    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.306     8.435 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=1, routed)           0.462     8.896    main_i/ProgramCounter_0/U0/Din[15]
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.020 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3/O
                         net (fo=1, routed)           0.000     9.020    main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.275 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.275    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.813ns  (logic 2.729ns (56.697%)  route 2.084ns (43.303%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.236 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.236    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.729ns  (logic 2.645ns (55.928%)  route 2.084ns (44.072%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.152 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.152    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_5
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[14]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.709ns  (logic 2.625ns (55.741%)  route 2.084ns (44.259%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.132 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.132    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.470ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.638ns  (logic 2.611ns (56.300%)  route 2.027ns (43.700%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.061 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.061    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                 -2.470    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.630ns  (logic 2.603ns (56.224%)  route 2.027ns (43.776%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.053 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.053    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.554ns  (logic 2.527ns (55.494%)  route 2.027ns (44.506%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.977 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.977    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.534ns  (logic 2.507ns (55.297%)  route 2.027ns (44.703%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.957 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.410ns  (logic 2.383ns (54.040%)  route 2.027ns (45.960%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.833 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.833    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.381ns  (logic 2.349ns (53.612%)  route 2.032ns (46.388%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.201 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.598     7.799    main_i/ProgramCounter_0/U0/relative_jump_destination[3]_alias
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.306     8.105 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_comp/O
                         net (fo=1, routed)           0.000     8.105    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.481 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.481    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.804 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.804    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 -2.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.546    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.507    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.545    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.503    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/Reg4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X46Y58         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.148     3.063 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/Q
                         net (fo=15, routed)          0.075     3.138    main_i/RegFile_0/U0/WriteData[8]
    SLICE_X47Y58         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RegFile_0/U0/clk
    SLICE_X47Y58         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[8]/C
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.017     1.419    main_i/RegFile_0/U0/Reg4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.506    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.747ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.502    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/Reg4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.019%)  route 0.187ns (56.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X43Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/Q
                         net (fo=15, routed)          0.187     3.243    main_i/RegFile_0/U0/WriteData[3]
    SLICE_X47Y54         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.661    main_i/RegFile_0/U0/clk
    SLICE_X47Y54         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[3]/C
                         clock pessimism              0.555     1.216    
                         clock uncertainty            0.187     1.403    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.473    main_i/RegFile_0/U0/Reg4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/RegA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.672%)  route 0.189ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X43Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/Q
                         net (fo=15, routed)          0.189     3.245    main_i/RegFile_0/U0/WriteData[3]
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.661    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/C
                         clock pessimism              0.555     1.216    
                         clock uncertainty            0.187     1.403    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.070     1.473    main_i/RegFile_0/U0/RegA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.735%)  route 0.265ns (65.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/Q
                         net (fo=27, routed)          0.265     3.321    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/D
    SLICE_X38Y54         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/WCLK
    SLICE_X38Y54         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X38Y54         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.545    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  1.776    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.861ns,  Total Violation       -7.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 2.790ns (48.338%)  route 2.982ns (51.662%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.015 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.015    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 -0.861    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.782ns (48.266%)  route 2.982ns (51.734%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.007 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.007    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 2.706ns (47.575%)  route 2.982ns (52.425%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.931 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.931    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_5
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[14]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.757ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 2.686ns (47.390%)  route 2.982ns (52.610%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.911 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.911    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 -0.757    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.673ns (47.269%)  route 2.982ns (52.731%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.898 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.898    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.665ns (47.195%)  route 2.982ns (52.805%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.890 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.890    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.589ns (46.474%)  route 2.982ns (53.526%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.814 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.814    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.569ns (46.281%)  route 2.982ns (53.719%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.794 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.794    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.445ns (45.054%)  route 2.982ns (54.946%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.670 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.670    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.411ns (44.660%)  route 2.988ns (55.340%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.039 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.598     6.637    main_i/ProgramCounter_0/U0/relative_jump_destination[3]_alias
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.306     6.943 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_comp/O
                         net (fo=1, routed)           0.000     6.943    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.319    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.642 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.642    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                 -0.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.844%)  route 0.279ns (57.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.279     0.974    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.019 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.019    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__1_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/C
                         clock pessimism              0.135     0.796    
                         clock uncertainty            0.067     0.863    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.107     0.970    main_i/Pipelining_Controller_0/U0/output_forward_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.788%)  route 0.330ns (61.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.330     1.025    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.070 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__2/O
                         net (fo=1, routed)           0.000     1.070    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__2_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                         clock pessimism              0.135     0.796    
                         clock uncertainty            0.067     0.863    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.092     0.955    main_i/Pipelining_Controller_0/U0/output_forward_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.387ns (62.163%)  route 0.236ns (37.837%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.155 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_7
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.400ns (62.937%)  route 0.236ns (37.063%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.168 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.168    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_5
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.209ns (34.392%)  route 0.399ns (65.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.399     1.094    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.139 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.139    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__0_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
                         clock pessimism              0.135     0.796    
                         clock uncertainty            0.067     0.863    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.092     0.955    main_i/Pipelining_Controller_0/U0/output_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.755%)  route 0.189ns (57.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.672 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/Q
                         net (fo=1, routed)           0.189     0.861    main_i/Pipelining_Controller_0/U0/rf_forward_reg_c_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C
                         clock pessimism             -0.130     0.531    
                         clock uncertainty            0.067     0.599    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.075     0.674    main_i/Pipelining_Controller_0/U0/execution_forward_reg_c
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.404     1.099    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.144 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3/O
                         net (fo=1, routed)           0.000     1.144    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                         clock pessimism              0.135     0.796    
                         clock uncertainty            0.067     0.863    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.091     0.954    main_i/Pipelining_Controller_0/U0/output_forward_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.423ns (64.231%)  route 0.236ns (35.769%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.191 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.191    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.425ns (64.339%)  route 0.236ns (35.661%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.193    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.427ns (64.447%)  route 0.236ns (35.553%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.142 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.142    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.195 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.195    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0

Setup :          910  Failing Endpoints,  Worst Slack       -2.684ns,  Total Violation    -1091.964ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.853ns  (logic 2.348ns (48.387%)  route 2.505ns (51.613%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.503    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.816 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, routed)           0.313     8.129    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.306     8.435 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=1, routed)           0.462     8.896    main_i/ProgramCounter_0/U0/Din[15]
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.020 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3/O
                         net (fo=1, routed)           0.000     9.020    main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.275 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.275    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.813ns  (logic 2.729ns (56.697%)  route 2.084ns (43.303%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.236 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.236    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.729ns  (logic 2.645ns (55.928%)  route 2.084ns (44.072%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.152 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.152    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_5
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[14]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.709ns  (logic 2.625ns (55.741%)  route 2.084ns (44.259%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.132 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.132    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.470ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.638ns  (logic 2.611ns (56.300%)  route 2.027ns (43.700%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.061 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.061    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                 -2.470    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.630ns  (logic 2.603ns (56.224%)  route 2.027ns (43.776%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.053 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.053    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.554ns  (logic 2.527ns (55.494%)  route 2.027ns (44.506%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.977 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.977    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.534ns  (logic 2.507ns (55.297%)  route 2.027ns (44.703%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.957 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.410ns  (logic 2.383ns (54.040%)  route 2.027ns (45.960%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.833 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.833    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.381ns  (logic 2.349ns (53.612%)  route 2.032ns (46.388%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.201 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.598     7.799    main_i/ProgramCounter_0/U0/relative_jump_destination[3]_alias
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.306     8.105 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_comp/O
                         net (fo=1, routed)           0.000     8.105    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.481 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.481    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.804 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.804    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 -2.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.546    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.507    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.545    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.503    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/Reg4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X46Y58         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.148     3.063 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/Q
                         net (fo=15, routed)          0.075     3.138    main_i/RegFile_0/U0/WriteData[8]
    SLICE_X47Y58         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RegFile_0/U0/clk
    SLICE_X47Y58         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[8]/C
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.017     1.419    main_i/RegFile_0/U0/Reg4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.506    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.747ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.502    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/Reg4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.019%)  route 0.187ns (56.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X43Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/Q
                         net (fo=15, routed)          0.187     3.243    main_i/RegFile_0/U0/WriteData[3]
    SLICE_X47Y54         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.661    main_i/RegFile_0/U0/clk
    SLICE_X47Y54         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[3]/C
                         clock pessimism              0.555     1.216    
                         clock uncertainty            0.187     1.403    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.473    main_i/RegFile_0/U0/Reg4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/RegA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.672%)  route 0.189ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X43Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/Q
                         net (fo=15, routed)          0.189     3.245    main_i/RegFile_0/U0/WriteData[3]
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.661    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/C
                         clock pessimism              0.555     1.216    
                         clock uncertainty            0.187     1.403    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.070     1.473    main_i/RegFile_0/U0/RegA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.735%)  route 0.265ns (65.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/Q
                         net (fo=27, routed)          0.265     3.321    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/D
    SLICE_X38Y54         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/WCLK
    SLICE_X38Y54         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X38Y54         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.545    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  1.776    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0

Setup :           72  Failing Endpoints,  Worst Slack       -2.474ns,  Total Violation     -130.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.474ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.196ns (29.934%)  route 2.799ns (70.066%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.558     2.236    main_i/RegFile_0/U0/clk
    SLICE_X49Y55         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456     2.692 r  main_i/RegFile_0/U0/RegA_reg[0]/Q
                         net (fo=3, routed)           1.334     4.026    main_i/RegFile_0/U0/RegMA_data[0]
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124     4.150 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.150    main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_5_n_0
    SLICE_X50Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     4.359 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.359    main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_2_n_0
    SLICE_X50Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     4.447 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0/O
                         net (fo=1, routed)           1.465     5.913    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[0]
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.319     6.232 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.232    main_i/Pipelining_Execution_0/U0/Operand2[0]
    SLICE_X37Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X37Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.727    
    SLICE_X37Y59         FDCE (Setup_fdce_C_D)        0.031     3.758    main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 -2.474    

Slack (VIOLATED) :        -2.450ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.373ns (34.569%)  route 2.599ns (65.431%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.556     2.234    main_i/RegFile_0/U0/clk
    SLICE_X49Y59         FDRE                                         r  main_i/RegFile_0/U0/Reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.419     2.653 r  main_i/RegFile_0/U0/Reg3_reg[8]/Q
                         net (fo=2, routed)           1.106     3.759    main_i/RegFile_0/U0/Reg3[8]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.296     4.055 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.055    main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_3_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     4.293 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.293    main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_1_n_0
    SLICE_X48Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     4.397 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0/O
                         net (fo=1, routed)           1.493     5.890    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[8]
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.206 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8]_INST_0_comp/O
                         net (fo=1, routed)           0.000     6.206    main_i/Pipelining_Execution_0/U0/Operand2[8]
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.727    
    SLICE_X39Y60         FDCE (Setup_fdce_C_D)        0.029     3.756    main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 -2.450    

Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.102ns (54.249%)  route 1.773ns (45.751%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/WCLK
    SLICE_X42Y52         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.547 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.547    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/OC
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.247     3.794 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.794    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/O0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     3.892 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.146     5.038    main_i/CU_WriteSelector_0/U0/RAM_Out[0]
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.357 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0/O
                         net (fo=4, routed)           0.627     5.984    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.108 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.108    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.728    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.029     3.757    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.757    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 -2.351    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.300ns (33.809%)  route 2.545ns (66.191%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RegFile_0/U0/clk
    SLICE_X46Y53         FDRE                                         r  main_i/RegFile_0/U0/Reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     2.751 r  main_i/RegFile_0/U0/Reg2_reg[4]/Q
                         net (fo=2, routed)           1.383     4.134    main_i/RegFile_0/U0/Reg2[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.258 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.258    main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_3_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     4.496 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.496    main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_1_n_0
    SLICE_X43Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     4.600 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0/O
                         net (fo=1, routed)           1.162     5.762    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[4]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.316     6.078 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0/O
                         net (fo=1, routed)           0.000     6.078    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X39Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.727    
    SLICE_X39Y59         FDCE (Setup_fdce_C_D)        0.031     3.758    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.304ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.202ns (31.376%)  route 2.629ns (68.624%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RegFile_0/U0/clk
    SLICE_X45Y54         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.689 r  main_i/RegFile_0/U0/RegA_reg[6]/Q
                         net (fo=3, routed)           1.196     3.885    main_i/RegFile_0/U0/RegMA_data[6]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     4.009 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.009    main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_5_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     4.221 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.221    main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_2_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I1_O)      0.094     4.315 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0/O
                         net (fo=1, routed)           1.433     5.748    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[6]
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.316     6.064 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0_comp/O
                         net (fo=1, routed)           0.000     6.064    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.728    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.032     3.760    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                          3.760    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.304    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.264ns (33.414%)  route 2.519ns (66.586%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.517 - 2.500 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.559     2.237    main_i/RegFile_0/U0/clk
    SLICE_X50Y54         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     2.755 r  main_i/RegFile_0/U0/RegB_reg[2]/Q
                         net (fo=2, routed)           1.135     3.891    main_i/RegFile_0/U0/RegB_reg_n_0_[2]
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.015 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.015    main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_5_n_0
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     4.227 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.227    main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_2_n_0
    SLICE_X51Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     4.321 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0/O
                         net (fo=1, routed)           1.383     5.704    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[2]
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.316     6.020 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.020    main_i/Pipelining_Execution_0/U0/Operand1[2]
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     3.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                         clock pessimism              0.399     3.916    
                         clock uncertainty           -0.187     3.729    
    SLICE_X39Y54         FDCE (Setup_fdce_C_D)        0.029     3.758    main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.102ns (54.808%)  route 1.733ns (45.192%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.517 - 2.500 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.554     2.232    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/WCLK
    SLICE_X38Y51         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.546 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.546    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/OC
    SLICE_X38Y51         MUXF7 (Prop_muxf7_I1_O)      0.247     3.793 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     3.793    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/O0
    SLICE_X38Y51         MUXF8 (Prop_muxf8_I0_O)      0.098     3.891 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.923     4.815    main_i/CU_WriteSelector_0/U0/RAM_Out[3]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.134 r  main_i/CU_WriteSelector_0/U0/Write_Data[3]_INST_0/O
                         net (fo=4, routed)           0.810     5.943    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.067 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000     6.067    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     3.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.399     3.916    
                         clock uncertainty           -0.187     3.729    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.081     3.810    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.238ns (33.115%)  route 2.500ns (66.885%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 3.513 - 2.500 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.556     2.234    main_i/RegFile_0/U0/clk
    SLICE_X48Y59         FDRE                                         r  main_i/RegFile_0/U0/Reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.456     2.690 r  main_i/RegFile_0/U0/Reg0_reg[13]/Q
                         net (fo=2, routed)           1.253     3.943    main_i/RegFile_0/U0/Reg0[13]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.067 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.067    main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_3_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     4.308 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.308    main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_1_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     4.406 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0/O
                         net (fo=1, routed)           1.248     5.654    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[13]
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.319     5.973 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[13]_INST_0/O
                         net (fo=1, routed)           0.000     5.973    main_i/Pipelining_Execution_0/U0/Operand2[13]
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.431     3.513    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C
                         clock pessimism              0.399     3.912    
                         clock uncertainty           -0.187     3.725    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.029     3.754    main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 -2.219    

Slack (VIOLATED) :        -2.204ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 2.102ns (55.612%)  route 1.678ns (44.388%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/WCLK
    SLICE_X42Y52         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.547 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.547    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/OC
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.247     3.794 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.794    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/O0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     3.892 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.146     5.038    main_i/CU_WriteSelector_0/U0/RAM_Out[0]
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.357 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0/O
                         net (fo=4, routed)           0.532     5.889    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X34Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.013 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.013    main_i/Pipelining_Execution_0/U0/MA[0]
    SLICE_X34Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X34Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.728    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.081     3.809    main_i/Pipelining_Execution_0/U0/ma_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                 -2.204    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.614%)  route 3.135ns (84.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.456     2.689 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/Q
                         net (fo=16, routed)          3.135     5.824    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[1]
    SLICE_X43Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.948 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.948    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.399     3.918    
                         clock uncertainty           -0.187     3.731    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.032     3.763    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                 -2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.673%)  route 0.161ns (46.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X45Y54         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[7]/Q
                         net (fo=3, routed)           0.161     5.833    main_i/Pipelining_Forwarder_0/U0/CurrentMA[7]
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.045     5.878 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.878    main_i/Pipelining_Execution_0/U0/MA[7]
    SLICE_X44Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.021    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X44Y54         FDCE (Hold_fdce_C_D)         0.091     3.854    main_i/Pipelining_Execution_0/U0/ma_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.878    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.062ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.222%)  route 0.200ns (51.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.200     5.872    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.045     5.917 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     5.917    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.092     3.855    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           5.917    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.062ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.302%)  route 0.199ns (51.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[3]/Q
                         net (fo=3, routed)           0.199     5.871    main_i/Pipelining_Forwarder_0/U0/CurrentMA[3]
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.045     5.916 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.916    main_i/Pipelining_Execution_0/U0/MA[3]
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.021    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X44Y55         FDCE (Hold_fdce_C_D)         0.091     3.854    main_i/Pipelining_Execution_0/U0/ma_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.099ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.881%)  route 0.238ns (56.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.238     5.910    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045     5.955 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     5.955    main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1_n_0
    SLICE_X33Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X33Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.764    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     3.856    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           5.955    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.315%)  route 0.243ns (56.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     5.672 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/Q
                         net (fo=16, routed)          0.243     5.916    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[3]
    SLICE_X41Y55         LUT5 (Prop_lut5_I2_O)        0.045     5.961 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.961    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.555     3.575    
                         clock uncertainty            0.187     3.762    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092     3.854    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.961    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.132ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.704%)  route 0.271ns (59.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.271     5.943    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     5.988 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     5.988    main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.764    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.092     3.856    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.134ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.814%)  route 0.270ns (59.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[5]/Q
                         net (fo=3, routed)           0.270     5.942    main_i/Pipelining_Forwarder_0/U0/CurrentMA[5]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.045     5.987 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.987    main_i/Pipelining_Execution_0/U0/MA[5]
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/C
                         clock pessimism              0.555     3.575    
                         clock uncertainty            0.187     3.762    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.091     3.853    main_i/Pipelining_Execution_0/U0/ma_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           5.987    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.154ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.834%)  route 0.293ns (61.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.293     5.965    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.010 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     6.010    main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.764    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.092     3.856    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           6.010    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.181ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.078%)  route 0.316ns (62.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.519ns = ( 3.019 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     5.672 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=17, routed)          0.316     5.988    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[0]
    SLICE_X39Y54         LUT5 (Prop_lut5_I3_O)        0.045     6.033 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.033    main_i/Pipelining_Execution_0/U0/Operand1[2]
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.019    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                         clock pessimism              0.555     3.574    
                         clock uncertainty            0.187     3.761    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.091     3.852    main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.187ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.403%)  route 0.325ns (63.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.325     5.997    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.045     6.042 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     6.042    main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1_n_0
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.092     3.855    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  2.187    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0

Setup :           72  Failing Endpoints,  Worst Slack       -2.474ns,  Total Violation     -130.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.474ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.196ns (29.934%)  route 2.799ns (70.066%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.558     2.236    main_i/RegFile_0/U0/clk
    SLICE_X49Y55         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456     2.692 r  main_i/RegFile_0/U0/RegA_reg[0]/Q
                         net (fo=3, routed)           1.334     4.026    main_i/RegFile_0/U0/RegMA_data[0]
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124     4.150 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.150    main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_5_n_0
    SLICE_X50Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     4.359 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.359    main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_2_n_0
    SLICE_X50Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     4.447 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0/O
                         net (fo=1, routed)           1.465     5.913    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[0]
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.319     6.232 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.232    main_i/Pipelining_Execution_0/U0/Operand2[0]
    SLICE_X37Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X37Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.727    
    SLICE_X37Y59         FDCE (Setup_fdce_C_D)        0.031     3.758    main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 -2.474    

Slack (VIOLATED) :        -2.450ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.373ns (34.569%)  route 2.599ns (65.431%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.556     2.234    main_i/RegFile_0/U0/clk
    SLICE_X49Y59         FDRE                                         r  main_i/RegFile_0/U0/Reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.419     2.653 r  main_i/RegFile_0/U0/Reg3_reg[8]/Q
                         net (fo=2, routed)           1.106     3.759    main_i/RegFile_0/U0/Reg3[8]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.296     4.055 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.055    main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_3_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     4.293 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.293    main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_1_n_0
    SLICE_X48Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     4.397 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0/O
                         net (fo=1, routed)           1.493     5.890    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[8]
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.206 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8]_INST_0_comp/O
                         net (fo=1, routed)           0.000     6.206    main_i/Pipelining_Execution_0/U0/Operand2[8]
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.727    
    SLICE_X39Y60         FDCE (Setup_fdce_C_D)        0.029     3.756    main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 -2.450    

Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.102ns (54.249%)  route 1.773ns (45.751%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/WCLK
    SLICE_X42Y52         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.547 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.547    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/OC
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.247     3.794 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.794    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/O0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     3.892 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.146     5.038    main_i/CU_WriteSelector_0/U0/RAM_Out[0]
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.357 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0/O
                         net (fo=4, routed)           0.627     5.984    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.108 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.108    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.728    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.029     3.757    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.757    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 -2.351    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.300ns (33.809%)  route 2.545ns (66.191%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RegFile_0/U0/clk
    SLICE_X46Y53         FDRE                                         r  main_i/RegFile_0/U0/Reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     2.751 r  main_i/RegFile_0/U0/Reg2_reg[4]/Q
                         net (fo=2, routed)           1.383     4.134    main_i/RegFile_0/U0/Reg2[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.258 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.258    main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_3_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     4.496 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.496    main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_1_n_0
    SLICE_X43Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     4.600 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0/O
                         net (fo=1, routed)           1.162     5.762    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[4]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.316     6.078 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0/O
                         net (fo=1, routed)           0.000     6.078    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X39Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.727    
    SLICE_X39Y59         FDCE (Setup_fdce_C_D)        0.031     3.758    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.304ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.202ns (31.376%)  route 2.629ns (68.624%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RegFile_0/U0/clk
    SLICE_X45Y54         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.689 r  main_i/RegFile_0/U0/RegA_reg[6]/Q
                         net (fo=3, routed)           1.196     3.885    main_i/RegFile_0/U0/RegMA_data[6]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     4.009 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.009    main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_5_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     4.221 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.221    main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_2_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I1_O)      0.094     4.315 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0/O
                         net (fo=1, routed)           1.433     5.748    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[6]
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.316     6.064 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0_comp/O
                         net (fo=1, routed)           0.000     6.064    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.728    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.032     3.760    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                          3.760    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.304    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.264ns (33.414%)  route 2.519ns (66.586%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.517 - 2.500 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.559     2.237    main_i/RegFile_0/U0/clk
    SLICE_X50Y54         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     2.755 r  main_i/RegFile_0/U0/RegB_reg[2]/Q
                         net (fo=2, routed)           1.135     3.891    main_i/RegFile_0/U0/RegB_reg_n_0_[2]
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.015 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.015    main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_5_n_0
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     4.227 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.227    main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_2_n_0
    SLICE_X51Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     4.321 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0/O
                         net (fo=1, routed)           1.383     5.704    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[2]
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.316     6.020 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.020    main_i/Pipelining_Execution_0/U0/Operand1[2]
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     3.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                         clock pessimism              0.399     3.916    
                         clock uncertainty           -0.187     3.729    
    SLICE_X39Y54         FDCE (Setup_fdce_C_D)        0.029     3.758    main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.102ns (54.808%)  route 1.733ns (45.192%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.517 - 2.500 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.554     2.232    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/WCLK
    SLICE_X38Y51         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.546 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.546    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/OC
    SLICE_X38Y51         MUXF7 (Prop_muxf7_I1_O)      0.247     3.793 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     3.793    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/O0
    SLICE_X38Y51         MUXF8 (Prop_muxf8_I0_O)      0.098     3.891 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.923     4.815    main_i/CU_WriteSelector_0/U0/RAM_Out[3]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.134 r  main_i/CU_WriteSelector_0/U0/Write_Data[3]_INST_0/O
                         net (fo=4, routed)           0.810     5.943    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.067 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000     6.067    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     3.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.399     3.916    
                         clock uncertainty           -0.187     3.729    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.081     3.810    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.238ns (33.115%)  route 2.500ns (66.885%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 3.513 - 2.500 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.556     2.234    main_i/RegFile_0/U0/clk
    SLICE_X48Y59         FDRE                                         r  main_i/RegFile_0/U0/Reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.456     2.690 r  main_i/RegFile_0/U0/Reg0_reg[13]/Q
                         net (fo=2, routed)           1.253     3.943    main_i/RegFile_0/U0/Reg0[13]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.067 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.067    main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_3_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     4.308 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.308    main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_1_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     4.406 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0/O
                         net (fo=1, routed)           1.248     5.654    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[13]
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.319     5.973 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[13]_INST_0/O
                         net (fo=1, routed)           0.000     5.973    main_i/Pipelining_Execution_0/U0/Operand2[13]
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.431     3.513    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C
                         clock pessimism              0.399     3.912    
                         clock uncertainty           -0.187     3.725    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.029     3.754    main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 -2.219    

Slack (VIOLATED) :        -2.204ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 2.102ns (55.612%)  route 1.678ns (44.388%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/WCLK
    SLICE_X42Y52         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.547 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.547    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/OC
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.247     3.794 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.794    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/O0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     3.892 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.146     5.038    main_i/CU_WriteSelector_0/U0/RAM_Out[0]
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.357 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0/O
                         net (fo=4, routed)           0.532     5.889    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X34Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.013 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.013    main_i/Pipelining_Execution_0/U0/MA[0]
    SLICE_X34Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X34Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.728    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.081     3.809    main_i/Pipelining_Execution_0/U0/ma_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                 -2.204    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.614%)  route 3.135ns (84.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.456     2.689 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/Q
                         net (fo=16, routed)          3.135     5.824    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[1]
    SLICE_X43Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.948 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.948    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.399     3.918    
                         clock uncertainty           -0.187     3.731    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.032     3.763    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                 -2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.673%)  route 0.161ns (46.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X45Y54         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[7]/Q
                         net (fo=3, routed)           0.161     5.833    main_i/Pipelining_Forwarder_0/U0/CurrentMA[7]
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.045     5.878 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.878    main_i/Pipelining_Execution_0/U0/MA[7]
    SLICE_X44Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.021    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X44Y54         FDCE (Hold_fdce_C_D)         0.091     3.854    main_i/Pipelining_Execution_0/U0/ma_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.878    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.062ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.222%)  route 0.200ns (51.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.200     5.872    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.045     5.917 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     5.917    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.092     3.855    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           5.917    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.062ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.302%)  route 0.199ns (51.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[3]/Q
                         net (fo=3, routed)           0.199     5.871    main_i/Pipelining_Forwarder_0/U0/CurrentMA[3]
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.045     5.916 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.916    main_i/Pipelining_Execution_0/U0/MA[3]
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.021    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X44Y55         FDCE (Hold_fdce_C_D)         0.091     3.854    main_i/Pipelining_Execution_0/U0/ma_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.099ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.881%)  route 0.238ns (56.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.238     5.910    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045     5.955 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     5.955    main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1_n_0
    SLICE_X33Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X33Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.764    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     3.856    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           5.955    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.315%)  route 0.243ns (56.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     5.672 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/Q
                         net (fo=16, routed)          0.243     5.916    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[3]
    SLICE_X41Y55         LUT5 (Prop_lut5_I2_O)        0.045     5.961 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.961    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.555     3.575    
                         clock uncertainty            0.187     3.762    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092     3.854    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.961    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.132ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.704%)  route 0.271ns (59.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.271     5.943    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     5.988 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     5.988    main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.764    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.092     3.856    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.134ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.814%)  route 0.270ns (59.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[5]/Q
                         net (fo=3, routed)           0.270     5.942    main_i/Pipelining_Forwarder_0/U0/CurrentMA[5]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.045     5.987 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.987    main_i/Pipelining_Execution_0/U0/MA[5]
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/C
                         clock pessimism              0.555     3.575    
                         clock uncertainty            0.187     3.762    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.091     3.853    main_i/Pipelining_Execution_0/U0/ma_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           5.987    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.154ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.834%)  route 0.293ns (61.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.293     5.965    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.010 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     6.010    main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.764    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.092     3.856    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           6.010    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.181ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.078%)  route 0.316ns (62.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.519ns = ( 3.019 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     5.672 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=17, routed)          0.316     5.988    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[0]
    SLICE_X39Y54         LUT5 (Prop_lut5_I3_O)        0.045     6.033 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.033    main_i/Pipelining_Execution_0/U0/Operand1[2]
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.019    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                         clock pessimism              0.555     3.574    
                         clock uncertainty            0.187     3.761    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.091     3.852    main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.187ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.403%)  route 0.325ns (63.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.325     5.997    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.045     6.042 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     6.042    main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1_n_0
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.092     3.855    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  2.187    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0

Setup :           62  Failing Endpoints,  Worst Slack       -4.814ns,  Total Violation     -238.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.814ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.741ns  (logic 3.678ns (37.760%)  route 6.063ns (62.240%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 8.520 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.020 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[3]
                         net (fo=1, routed)           0.304    11.324    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_4
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.306    11.630 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.154    11.784    main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.908 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_comp/O
                         net (fo=2, routed)           0.591    12.499    main_i/ALU_0/U0/ALU_OUT[12]
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.623 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp_1/O
                         net (fo=3, routed)           0.817    13.440    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.476    14.041    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124    14.165 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=1, routed)           0.000    14.165    main_i/Pipelining_Execution_0/U0/Operand1[1]
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     8.520    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.866     9.386    
                         clock uncertainty           -0.067     9.319    
    SLICE_X44Y55         FDCE (Setup_fdce_C_D)        0.032     9.351    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                 -4.814    

Slack (VIOLATED) :        -4.761ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.724ns  (logic 3.678ns (37.822%)  route 6.046ns (62.178%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 8.519 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.905ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.020 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[3]
                         net (fo=1, routed)           0.304    11.324    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_4
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.306    11.630 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.154    11.784    main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.908 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_comp/O
                         net (fo=2, routed)           0.591    12.499    main_i/ALU_0/U0/ALU_OUT[12]
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.623 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp_1/O
                         net (fo=3, routed)           0.817    13.440    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.460    14.024    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.124    14.148 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000    14.148    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     8.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.905     9.424    
                         clock uncertainty           -0.067     9.357    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)        0.031     9.388    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                 -4.761    

Slack (VIOLATED) :        -4.742ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.682ns  (logic 3.340ns (34.498%)  route 6.342ns (65.502%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 8.519 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    10.682 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[3]
                         net (fo=1, routed)           0.449    11.130    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_4
    SLICE_X47Y57         LUT4 (Prop_lut4_I2_O)        0.306    11.436 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_comp/O
                         net (fo=1, routed)           0.292    11.729    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.853 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.809    12.662    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.786 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_comp/O
                         net (fo=3, routed)           0.657    13.443    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.567 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.415    13.982    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124    14.106 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000    14.106    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     8.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.880     9.399    
                         clock uncertainty           -0.067     9.332    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.032     9.364    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                 -4.742    

Slack (VIOLATED) :        -4.736ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.723ns  (logic 3.340ns (34.353%)  route 6.383ns (65.647%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    10.682 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[3]
                         net (fo=1, routed)           0.449    11.130    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_4
    SLICE_X47Y57         LUT4 (Prop_lut4_I2_O)        0.306    11.436 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_comp/O
                         net (fo=1, routed)           0.292    11.729    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.853 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.809    12.662    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.786 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_comp/O
                         net (fo=3, routed)           0.657    13.443    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.567 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.456    14.023    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.124    14.147 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000    14.147    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.880     9.397    
                         clock uncertainty           -0.067     9.330    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.081     9.411    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                 -4.736    

Slack (VIOLATED) :        -4.561ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.407ns  (logic 3.572ns (37.973%)  route 5.835ns (62.027%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 8.518 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.041 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[1]
                         net (fo=1, routed)           0.452    11.493    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_6
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.303    11.796 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_7/O
                         net (fo=2, routed)           0.303    12.099    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_7_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    12.223 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.298    12.521    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.645 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0/O
                         net (fo=2, routed)           0.476    13.121    main_i/CU_WriteSelector_0/U0/ALU_Out[10]
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.245 r  main_i/CU_WriteSelector_0/U0/Write_Data[10]_INST_0/O
                         net (fo=2, routed)           0.586    13.831    main_i/Pipelining_WriteBack_0/U0/WriteData[10]
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.436     8.518    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C
                         clock pessimism              0.866     9.384    
                         clock uncertainty           -0.067     9.317    
    SLICE_X44Y59         FDCE (Setup_fdce_C_D)       -0.047     9.270    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                 -4.561    

Slack (VIOLATED) :        -4.551ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.472ns  (logic 3.582ns (37.816%)  route 5.890ns (62.183%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.927 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/O[1]
                         net (fo=1, routed)           0.616    11.543    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_6
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.303    11.846 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_5_comp/O
                         net (fo=1, routed)           0.149    11.994    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_5_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.118 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_2/O
                         net (fo=2, routed)           0.549    12.667    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_2_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.791 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, routed)           0.453    13.244    main_i/CU_WriteSelector_0/U0/ALU_Out[6]
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.368 r  main_i/CU_WriteSelector_0/U0/Write_Data[6]_INST_0/O
                         net (fo=2, routed)           0.404    13.772    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[6]
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    13.896 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[6]_INST_0/O
                         net (fo=1, routed)           0.000    13.896    main_i/Pipelining_Execution_0/U0/MA[6]
    SLICE_X39Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/C
                         clock pessimism              0.866     9.383    
                         clock uncertainty           -0.067     9.316    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.029     9.345    main_i/Pipelining_Execution_0/U0/ma_s_reg[6]
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                 -4.551    

Slack (VIOLATED) :        -4.539ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.456ns  (logic 3.694ns (39.066%)  route 5.762ns (60.934%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 8.513 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.603    13.756    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[13]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.880 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[13]_INST_0/O
                         net (fo=1, routed)           0.000    13.880    main_i/Pipelining_Execution_0/U0/Operand2[13]
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.431     8.513    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C
                         clock pessimism              0.866     9.379    
                         clock uncertainty           -0.067     9.312    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.029     9.341    main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                 -4.539    

Slack (VIOLATED) :        -4.509ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.432ns  (logic 3.217ns (34.108%)  route 6.215ns (65.892%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 8.516 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.426     8.835    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.959 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=13, routed)          0.215     9.175    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_1/O
                         net (fo=1, routed)           0.685     9.984    main_i/ALU_0/U0/SHIFT_RIGHT4[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    10.466 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[0]
                         net (fo=1, routed)           0.421    10.887    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.299    11.186 f  main_i/ALU_0/U0/ALU_OUT[1]_INST_0_i_4_comp/O
                         net (fo=1, routed)           0.394    11.581    main_i/ALU_0/U0/ALU_OUT[1]_INST_0_i_4_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  main_i/ALU_0/U0/ALU_OUT[1]_INST_0/O
                         net (fo=2, routed)           0.439    12.144    main_i/ALU_0/U0/ALU_OUT[1]
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.268 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_comp_1/O
                         net (fo=3, routed)           1.010    13.278    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.402 r  main_i/ALU_0/U0/NOT_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.330    13.732    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[5]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0_comp/O
                         net (fo=1, routed)           0.000    13.856    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     8.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.866     9.382    
                         clock uncertainty           -0.067     9.315    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.032     9.347    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 -4.509    

Slack (VIOLATED) :        -4.483ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.416ns  (logic 3.694ns (39.231%)  route 5.722ns (60.769%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 8.515 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.563    13.716    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.840 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[13]_INST_0/O
                         net (fo=1, routed)           0.000    13.840    main_i/Pipelining_Execution_0/U0/Operand1[13]
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     8.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/C
                         clock pessimism              0.880     9.395    
                         clock uncertainty           -0.067     9.328    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.029     9.357    main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.357    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                 -4.483    

Slack (VIOLATED) :        -4.440ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        9.264ns  (logic 3.570ns (38.535%)  route 5.694ns (61.465%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.535    13.688    main_i/Pipelining_WriteBack_0/U0/WriteData[13]
    SLICE_X40Y60         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X40Y60         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/C
                         clock pessimism              0.880     9.397    
                         clock uncertainty           -0.067     9.330    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)       -0.081     9.249    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                 -4.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.256%)  route 0.296ns (67.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/Q
                         net (fo=1, routed)           0.296     3.353    main_i/Pipelining_Controller_0/U0/write_back_buffer[13]
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/C
                         clock pessimism              0.160     3.181    
                         clock uncertainty            0.067     3.248    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.063     3.311    main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     3.058 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/Q
                         net (fo=1, routed)           0.056     3.114    main_i/Pipelining_Controller_0/U0/execution_buffer[6]
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/C
                         clock pessimism             -0.104     2.917    
                         clock uncertainty            0.067     2.984    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.071     3.055    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.055    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     3.058 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/Q
                         net (fo=2, routed)           0.068     3.126    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg_n_0_[2]
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/C
                         clock pessimism             -0.104     2.917    
                         clock uncertainty            0.067     2.984    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.075     3.059    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     3.081 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/Q
                         net (fo=2, routed)           0.070     3.151    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg_n_0_[3]
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/C
                         clock pessimism             -0.104     2.917    
                         clock uncertainty            0.067     2.984    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.060     3.044    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.519ns = ( 3.019 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X30Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     3.080 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/Q
                         net (fo=3, routed)           0.126     3.206    main_i/Pipelining_Controller_0/U0/execution_buffer[10]
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.019    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/C
                         clock pessimism             -0.069     2.950    
                         clock uncertainty            0.067     3.017    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.070     3.087    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/Q
                         net (fo=1, routed)           0.116     3.173    main_i/Pipelining_WriteBack_0/U0/Is_ALU_OP
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/C
                         clock pessimism             -0.104     2.916    
                         clock uncertainty            0.067     2.983    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.066     3.049    main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.946%)  route 0.402ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.418ns = ( 2.918 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.564     2.918    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     3.059 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/Q
                         net (fo=13, routed)          0.402     3.461    main_i/Pipelining_Controller_0/U0/rf_read_buffer[14]
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
                         clock pessimism              0.165     3.185    
                         clock uncertainty            0.067     3.252    
    SLICE_X31Y52         FDCE (Hold_fdce_C_D)         0.070     3.322    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.243%)  route 0.145ns (43.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X39Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/Q
                         net (fo=34, routed)          0.145     3.202    main_i/Decoder_0/U0/Instruction[12]
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.045     3.247 r  main_i/Decoder_0/U0/Immediate[4]_INST_0/O
                         net (fo=1, routed)           0.000     3.247    main_i/Pipelining_Execution_0/U0/Immediate[4]
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/C
                         clock pessimism             -0.088     2.932    
                         clock uncertainty            0.067     2.999    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.092     3.091    main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.074%)  route 0.146ns (43.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X39Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/Q
                         net (fo=34, routed)          0.146     3.203    main_i/Decoder_0/U0/Instruction[12]
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.045     3.248 r  main_i/Decoder_0/U0/Immediate[6]_INST_0/O
                         net (fo=1, routed)           0.000     3.248    main_i/Pipelining_Execution_0/U0/Immediate[6]
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/C
                         clock pessimism             -0.088     2.932    
                         clock uncertainty            0.067     2.999    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.091     3.090    main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.128     3.044 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/Q
                         net (fo=1, routed)           0.124     3.168    main_i/Pipelining_Controller_0/U0/write_back_buffer[4]
    SLICE_X37Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X37Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
                         clock pessimism             -0.091     2.929    
                         clock uncertainty            0.067     2.996    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.013     3.009    main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.704ns (16.084%)  route 3.673ns (83.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.356     3.477    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y48         FDSE (Setup_fdse_C_S)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.704ns (16.084%)  route 3.673ns (83.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.356     3.477    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y48         FDSE (Setup_fdse_C_S)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.704ns (15.422%)  route 3.861ns (84.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.591     1.764    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.888 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_1/O
                         net (fo=20, routed)          1.777     3.665    main_i/Debugger_0/U0/tx_instruction_buffer_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.433     8.481    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.485     8.966    
                         clock uncertainty           -0.074     8.891    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.205     8.686    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.704ns (16.478%)  route 3.568ns (83.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.251     3.373    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X33Y48         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X30Y47         FDSE (Setup_fdse_C_S)       -0.524     8.478    main_i/Debugger_0/U0/tx_data_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X31Y47         FDRE (Setup_fdre_C_R)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.704ns (16.943%)  route 3.451ns (83.057%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/Debugger_0/U0/clk
    SLICE_X32Y44         FDRE                                         r  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          1.493     1.049    main_i/Debugger_0/U0/state[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.173 r  main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3/O
                         net (fo=2, routed)           0.824     1.997    main_i/Debugger_0/U0/tx_instruction_buffer[1]_i_3_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124     2.121 r  main_i/Debugger_0/U0/tx_data_buffer[14]_i_1/O
                         net (fo=14, routed)          1.134     3.256    main_i/Debugger_0/U0/tx_data_buffer[14]_i_1_n_0
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/C
                         clock pessimism              0.579     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X31Y47         FDSE (Setup_fdse_C_S)       -0.429     8.573    main_i/Debugger_0/U0/tx_data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_out_reg/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X31Y44         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.109    -0.332    main_i/TX_UART_0/U0/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X30Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.287 r  main_i/TX_UART_0/U0/tx_data_out_i_2/O
                         net (fo=1, routed)           0.000    -0.287    main_i/TX_UART_0/U0/tx_data_out_i_2_n_0
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X30Y44         FDSE (Hold_fdse_C_D)         0.120    -0.375    main_i/TX_UART_0/U0/tx_data_out_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/Debugger_0/U0/clk
    SLICE_X31Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  main_i/Debugger_0/U0/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.328    main_i/TX_UART_0/U0/data_in[5]
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[5]/C
                         clock pessimism              0.255    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.072    -0.420    main_i/TX_UART_0/U0/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.160%)  route 0.087ns (31.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/TX_UART_0/U0/clk
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/Q
                         net (fo=20, routed)          0.087    -0.355    main_i/TX_UART_0/U0/clk_cnt_reg_n_0_[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  main_i/TX_UART_0/U0/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    main_i/TX_UART_0/U0/clk_cnt[5]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
                         clock pessimism              0.251    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.092    -0.404    main_i/TX_UART_0/U0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  main_i/RX_UART_0/U0/data_output_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.326    main_i/Debugger_0/U0/rx_data[0]
    SLICE_X33Y44         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/Debugger_0/U0/clk
    SLICE_X33Y44         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
                         clock pessimism              0.255    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.070    -0.422    main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.564    -0.583    main_i/TX_UART_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  main_i/TX_UART_0/U0/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.091    -0.351    main_i/TX_UART_0/U0/clk_cnt_reg_n_0_[5]
    SLICE_X28Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.306 r  main_i/TX_UART_0/U0/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    main_i/TX_UART_0/U0/clk_cnt[0]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X28Y42         FDRE                                         r  main_i/TX_UART_0/U0/clk_cnt_reg[0]/C
                         clock pessimism              0.251    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.092    -0.404    main_i/TX_UART_0/U0/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.048%)  route 0.129ns (43.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[5]/Q
                         net (fo=2, routed)           0.129    -0.292    main_i/RX_UART_0/U0/data_out[5]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.072    -0.402    main_i/RX_UART_0/U0/data_output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[11]/Q
                         net (fo=3, routed)           0.073    -0.361    main_i/TX_UART_0/U0/send_valid0
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.098    -0.263 r  main_i/TX_UART_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    main_i/TX_UART_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X30Y46         FDRE                                         r  main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121    -0.387    main_i/TX_UART_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.798%)  route 0.120ns (42.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.300    main_i/RX_UART_0/U0/data_out[4]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[4]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.047    -0.427    main_i/RX_UART_0/U0/data_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RX_UART_0/U0/data_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.403%)  route 0.122ns (42.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.563    -0.584    main_i/RX_UART_0/U0/clk
    SLICE_X34Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  main_i/RX_UART_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.299    main_i/RX_UART_0/U0/data_out[1]
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/RX_UART_0/U0/clk
    SLICE_X33Y42         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[1]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.047    -0.427    main_i/RX_UART_0/U0/data_output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/TX_UART_0/U0/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.366%)  route 0.157ns (52.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.566    -0.581    main_i/Debugger_0/U0/clk
    SLICE_X32Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  main_i/Debugger_0/U0/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.157    -0.284    main_i/TX_UART_0/U0/data_in[6]
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/TX_UART_0/U0/clk
    SLICE_X31Y45         FDRE                                         r  main_i/TX_UART_0/U0/tx_data_reg[6]/C
                         clock pessimism              0.255    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.075    -0.417    main_i/TX_UART_0/U0/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack       -1.792ns,  Total Violation      -18.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        3.293ns  (logic 0.890ns (27.028%)  route 2.403ns (72.972%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 7.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.553     7.231    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.518     7.749 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/Q
                         net (fo=5, routed)           0.757     8.506    main_i/IROM_0/Address[8]
    SLICE_X32Y49         LUT4 (Prop_lut4_I1_O)        0.124     8.630 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.900     9.530    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.654 r  main_i/IROM_0/Data[12]_INST_0/O
                         net (fo=2, routed)           0.746    10.400    main_i/Debugger_0/U0/pc_current_addr[12]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.124    10.524 r  main_i/Debugger_0/U0/tx_data_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000    10.524    main_i/Debugger_0/U0/p_0_in[12]
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[12]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.029     8.733    main_i/Debugger_0/U0/tx_data_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.445ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.892ns  (logic 0.766ns (26.486%)  route 2.126ns (73.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.078     8.839    main_i/IROM_0/Address[0]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.963 r  main_i/IROM_0/g0_b5/O
                         net (fo=1, routed)           0.466     9.429    main_i/IROM_0/g0_b5_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.553 r  main_i/IROM_0/Data[5]_INST_0/O
                         net (fo=2, routed)           0.583    10.136    main_i/Debugger_0/U0/pc_current_addr[5]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X30Y48         FDSE (Setup_fdse_C_D)       -0.013     8.691    main_i/Debugger_0/U0/tx_data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 -1.445    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.819ns  (logic 0.766ns (27.175%)  route 2.053ns (72.825%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.079     8.841    main_i/IROM_0/Address[1]
    SLICE_X35Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.965 r  main_i/IROM_0/g0_b0/O
                         net (fo=1, routed)           0.582     9.547    main_i/IROM_0/g0_b0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.671 r  main_i/IROM_0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.391    10.062    main_i/Debugger_0/U0/pc_current_addr[0]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X33Y48         FDSE (Setup_fdse_C_D)       -0.040     8.664    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 -1.399    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.764ns  (logic 0.766ns (27.714%)  route 1.998ns (72.286%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.042     8.804    main_i/IROM_0/Address[0]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.928 r  main_i/IROM_0/g0_b7/O
                         net (fo=1, routed)           0.566     9.494    main_i/IROM_0/g0_b7_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.618 r  main_i/IROM_0/Data[7]_INST_0/O
                         net (fo=2, routed)           0.390    10.008    main_i/Debugger_0/U0/pc_current_addr[7]
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X31Y47         FDSE (Setup_fdse_C_D)       -0.043     8.661    main_i/Debugger_0/U0/tx_data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -1.291ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.708ns  (logic 0.766ns (28.288%)  route 1.942ns (71.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.953     8.715    main_i/IROM_0/Address[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.839 r  main_i/IROM_0/g0_b8/O
                         net (fo=1, routed)           0.638     9.477    main_i/IROM_0/g0_b8_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  main_i/IROM_0/Data[8]_INST_0/O
                         net (fo=2, routed)           0.350     9.951    main_i/Debugger_0/U0/pc_current_addr[8]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X33Y48         FDSE (Setup_fdse_C_D)       -0.043     8.661    main_i/Debugger_0/U0/tx_data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                 -1.291    

Slack (VIOLATED) :        -1.271ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.483%)  route 1.923ns (71.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.087     8.848    main_i/IROM_0/Address[1]
    SLICE_X34Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.972 r  main_i/IROM_0/g0_b6/O
                         net (fo=1, routed)           0.495     9.467    main_i/IROM_0/g0_b6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.591 r  main_i/IROM_0/Data[6]_INST_0/O
                         net (fo=2, routed)           0.342     9.933    main_i/Debugger_0/U0/pc_current_addr[6]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.447     8.496    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[6]/C
                         clock pessimism              0.399     8.895    
                         clock uncertainty           -0.194     8.702    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040     8.662    main_i/Debugger_0/U0/tx_data_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -1.271    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.682ns  (logic 0.766ns (28.560%)  route 1.916ns (71.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 7.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.553     7.231    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.518     7.749 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=5, routed)           0.683     8.433    main_i/IROM_0/Address[11]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.557 f  main_i/IROM_0/Data[15]_INST_0_i_1/O
                         net (fo=16, routed)          0.890     9.447    main_i/IROM_0/Data[15]_INST_0_i_1_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.571 r  main_i/IROM_0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.343     9.913    main_i/Debugger_0/U0/pc_current_addr[2]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.447     8.496    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.399     8.895    
                         clock uncertainty           -0.194     8.702    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043     8.659    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.195ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.639ns  (logic 0.766ns (29.028%)  route 1.873ns (70.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.916     8.678    main_i/IROM_0/Address[0]
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.802 r  main_i/IROM_0/g0_b11/O
                         net (fo=1, routed)           0.622     9.424    main_i/IROM_0/g0_b11_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.548 r  main_i/IROM_0/Data[11]_INST_0/O
                         net (fo=2, routed)           0.335     9.882    main_i/Debugger_0/U0/pc_current_addr[11]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X30Y48         FDSE (Setup_fdse_C_D)       -0.016     8.688    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 -1.195    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.664ns  (logic 0.884ns (33.177%)  route 1.780ns (66.823%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.918     8.680    main_i/IROM_0/Address[0]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.804 r  main_i/IROM_0/g0_b4/O
                         net (fo=1, routed)           0.433     9.237    main_i/IROM_0/g0_b4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  main_i/IROM_0/Data[4]_INST_0/O
                         net (fo=2, routed)           0.429     9.790    main_i/Debugger_0/U0/pc_current_addr[4]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.118     9.908 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     9.908    main_i/Debugger_0/U0/p_0_in[4]
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.075     8.779    main_i/Debugger_0/U0/tx_data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 -1.129    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        2.619ns  (logic 0.766ns (29.249%)  route 1.853ns (70.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.069     8.831    main_i/IROM_0/Address[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  main_i/IROM_0/g0_b15/O
                         net (fo=1, routed)           0.784     9.739    main_i/IROM_0/g0_b15_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.863 r  main_i/IROM_0/Data[15]_INST_0/O
                         net (fo=2, routed)           0.000     9.863    main_i/Debugger_0/U0/pc_current_addr[15]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X32Y49         FDSE (Setup_fdse_C_D)        0.031     8.735    main_i/Debugger_0/U0/tx_data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 -1.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.975%)  route 0.311ns (55.025%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.156     1.050    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.095 r  main_i/IROM_0/Data[1]_INST_0/O
                         net (fo=2, routed)           0.000     1.095    main_i/Debugger_0/U0/pc_current_addr[1]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X32Y49         FDSE (Hold_fdse_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.254ns (42.063%)  route 0.350ns (57.937%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=20, routed)          0.255     0.949    main_i/IROM_0/Address[4]
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  main_i/IROM_0/g0_b9/O
                         net (fo=1, routed)           0.095     1.089    main_i/IROM_0/g0_b9_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.134 r  main_i/IROM_0/Data[9]_INST_0/O
                         net (fo=2, routed)           0.000     1.134    main_i/Debugger_0/U0/pc_current_addr[9]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.254ns (41.200%)  route 0.362ns (58.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=20, routed)          0.314     1.008    main_i/IROM_0/Address[4]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.053 r  main_i/IROM_0/g0_b14/O
                         net (fo=1, routed)           0.049     1.102    main_i/IROM_0/g0_b14_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.147 r  main_i/IROM_0/Data[14]_INST_0/O
                         net (fo=2, routed)           0.000     1.147    main_i/Debugger_0/U0/pc_current_addr[14]
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.370%)  route 0.437ns (67.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/Q
                         net (fo=19, routed)          0.437     1.131    main_i/IROM_0/Address[14]
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.176 r  main_i/IROM_0/Data[13]_INST_0/O
                         net (fo=2, routed)           0.000     1.176    main_i/Debugger_0/U0/pc_current_addr[13]
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X30Y47         FDSE (Hold_fdse_C_D)         0.121     0.049    main_i/Debugger_0/U0/tx_data_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.619%)  route 0.413ns (66.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/Q
                         net (fo=18, routed)          0.413     1.107    main_i/IROM_0/Address[15]
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.152 r  main_i/IROM_0/Data[15]_INST_0/O
                         net (fo=2, routed)           0.000     1.152    main_i/Debugger_0/U0/pc_current_addr[15]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X32Y49         FDSE (Hold_fdse_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.254ns (37.190%)  route 0.429ns (62.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.275     1.168    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.213 r  main_i/IROM_0/Data[10]_INST_0/O
                         net (fo=2, routed)           0.000     1.213    main_i/Debugger_0/U0/pc_current_addr[10]
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120     0.048    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.254ns (37.140%)  route 0.430ns (62.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.276     1.169    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.214 r  main_i/IROM_0/Data[3]_INST_0/O
                         net (fo=2, routed)           0.000     1.214    main_i/Debugger_0/U0/pc_current_addr[3]
    SLICE_X33Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[3]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X33Y47         FDSE (Hold_fdse_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.209ns (28.868%)  route 0.515ns (71.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/Q
                         net (fo=19, routed)          0.387     1.081    main_i/IROM_0/Address[14]
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.126 r  main_i/IROM_0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.128     1.254    main_i/Debugger_0/U0/pc_current_addr[0]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.078     0.006    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.663%)  route 0.520ns (71.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/Q
                         net (fo=20, routed)          0.399     1.093    main_i/IROM_0/Address[13]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.138 r  main_i/IROM_0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.122     1.259    main_i/Debugger_0/U0/pc_current_addr[2]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.194    -0.074    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     0.002    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.254ns (33.902%)  route 0.495ns (66.098%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/Q
                         net (fo=5, routed)           0.166     0.860    main_i/IROM_0/Address[12]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.905 f  main_i/IROM_0/Data[15]_INST_0_i_1/O
                         net (fo=16, routed)          0.218     1.123    main_i/IROM_0/Data[15]_INST_0_i_1_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.168 r  main_i/IROM_0/Data[11]_INST_0/O
                         net (fo=2, routed)           0.112     1.279    main_i/Debugger_0/U0/pc_current_addr[11]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X30Y48         FDSE (Hold_fdse_C_D)         0.060    -0.012    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.291    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.449ns,  Total Violation       -1.449ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.449ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        0.743ns  (logic 0.580ns (78.049%)  route 0.163ns (21.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 9.424 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946     3.276 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     5.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     7.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     7.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     9.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X32Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.456     9.880 r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/Q
                         net (fo=18, routed)          0.163    10.043    main_i/Debugger_0/U0/wlb_in
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.167 r  main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    10.167    main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.433     8.481    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.399     8.880    
                         clock uncertainty           -0.194     8.687    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.031     8.718    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                 -1.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X32Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/Q
                         net (fo=18, routed)          0.063     3.120    main_i/Debugger_0/U0/wlb_in
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.045     3.165 r  main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     3.165    main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.828    -0.826    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.194    -0.078    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092     0.014    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  3.151    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack       -1.792ns,  Total Violation      -18.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.792ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        3.293ns  (logic 0.890ns (27.028%)  route 2.403ns (72.972%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 7.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.553     7.231    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.518     7.749 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/Q
                         net (fo=5, routed)           0.757     8.506    main_i/IROM_0/Address[8]
    SLICE_X32Y49         LUT4 (Prop_lut4_I1_O)        0.124     8.630 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.900     9.530    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.654 r  main_i/IROM_0/Data[12]_INST_0/O
                         net (fo=2, routed)           0.746    10.400    main_i/Debugger_0/U0/pc_current_addr[12]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.124    10.524 r  main_i/Debugger_0/U0/tx_data_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000    10.524    main_i/Debugger_0/U0/p_0_in[12]
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[12]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.029     8.733    main_i/Debugger_0/U0/tx_data_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                 -1.792    

Slack (VIOLATED) :        -1.445ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.892ns  (logic 0.766ns (26.486%)  route 2.126ns (73.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.078     8.839    main_i/IROM_0/Address[0]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.963 r  main_i/IROM_0/g0_b5/O
                         net (fo=1, routed)           0.466     9.429    main_i/IROM_0/g0_b5_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.553 r  main_i/IROM_0/Data[5]_INST_0/O
                         net (fo=2, routed)           0.583    10.136    main_i/Debugger_0/U0/pc_current_addr[5]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[5]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X30Y48         FDSE (Setup_fdse_C_D)       -0.013     8.691    main_i/Debugger_0/U0/tx_data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                 -1.445    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.819ns  (logic 0.766ns (27.175%)  route 2.053ns (72.825%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.079     8.841    main_i/IROM_0/Address[1]
    SLICE_X35Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.965 r  main_i/IROM_0/g0_b0/O
                         net (fo=1, routed)           0.582     9.547    main_i/IROM_0/g0_b0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.671 r  main_i/IROM_0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.391    10.062    main_i/Debugger_0/U0/pc_current_addr[0]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X33Y48         FDSE (Setup_fdse_C_D)       -0.040     8.664    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 -1.399    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.764ns  (logic 0.766ns (27.714%)  route 1.998ns (72.286%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.042     8.804    main_i/IROM_0/Address[0]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.928 r  main_i/IROM_0/g0_b7/O
                         net (fo=1, routed)           0.566     9.494    main_i/IROM_0/g0_b7_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.618 r  main_i/IROM_0/Data[7]_INST_0/O
                         net (fo=2, routed)           0.390    10.008    main_i/Debugger_0/U0/pc_current_addr[7]
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[7]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X31Y47         FDSE (Setup_fdse_C_D)       -0.043     8.661    main_i/Debugger_0/U0/tx_data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -1.291ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.708ns  (logic 0.766ns (28.288%)  route 1.942ns (71.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.953     8.715    main_i/IROM_0/Address[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.839 r  main_i/IROM_0/g0_b8/O
                         net (fo=1, routed)           0.638     9.477    main_i/IROM_0/g0_b8_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  main_i/IROM_0/Data[8]_INST_0/O
                         net (fo=2, routed)           0.350     9.951    main_i/Debugger_0/U0/pc_current_addr[8]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[8]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X33Y48         FDSE (Setup_fdse_C_D)       -0.043     8.661    main_i/Debugger_0/U0/tx_data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                 -1.291    

Slack (VIOLATED) :        -1.271ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.483%)  route 1.923ns (71.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.087     8.848    main_i/IROM_0/Address[1]
    SLICE_X34Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.972 r  main_i/IROM_0/g0_b6/O
                         net (fo=1, routed)           0.495     9.467    main_i/IROM_0/g0_b6_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.591 r  main_i/IROM_0/Data[6]_INST_0/O
                         net (fo=2, routed)           0.342     9.933    main_i/Debugger_0/U0/pc_current_addr[6]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.447     8.496    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[6]/C
                         clock pessimism              0.399     8.895    
                         clock uncertainty           -0.194     8.702    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040     8.662    main_i/Debugger_0/U0/tx_data_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -1.271    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.682ns  (logic 0.766ns (28.560%)  route 1.916ns (71.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.231ns = ( 7.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.553     7.231    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.518     7.749 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=5, routed)           0.683     8.433    main_i/IROM_0/Address[11]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.557 f  main_i/IROM_0/Data[15]_INST_0_i_1/O
                         net (fo=16, routed)          0.890     9.447    main_i/IROM_0/Data[15]_INST_0_i_1_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.571 r  main_i/IROM_0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.343     9.913    main_i/Debugger_0/U0/pc_current_addr[2]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.447     8.496    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.399     8.895    
                         clock uncertainty           -0.194     8.702    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043     8.659    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.195ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.639ns  (logic 0.766ns (29.028%)  route 1.873ns (70.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.916     8.678    main_i/IROM_0/Address[0]
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.802 r  main_i/IROM_0/g0_b11/O
                         net (fo=1, routed)           0.622     9.424    main_i/IROM_0/g0_b11_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.548 r  main_i/IROM_0/Data[11]_INST_0/O
                         net (fo=2, routed)           0.335     9.882    main_i/Debugger_0/U0/pc_current_addr[11]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X30Y48         FDSE (Setup_fdse_C_D)       -0.016     8.688    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 -1.195    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.664ns  (logic 0.884ns (33.177%)  route 1.780ns (66.823%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.918     8.680    main_i/IROM_0/Address[0]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.804 r  main_i/IROM_0/g0_b4/O
                         net (fo=1, routed)           0.433     9.237    main_i/IROM_0/g0_b4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  main_i/IROM_0/Data[4]_INST_0/O
                         net (fo=2, routed)           0.429     9.790    main_i/Debugger_0/U0/pc_current_addr[4]
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.118     9.908 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     9.908    main_i/Debugger_0/U0/p_0_in[4]
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y48         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.075     8.779    main_i/Debugger_0/U0/tx_data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 -1.129    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        2.619ns  (logic 0.766ns (29.249%)  route 1.853ns (70.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.244ns = ( 7.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     2.533 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228     4.761    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     5.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     7.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     7.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          1.069     8.831    main_i/IROM_0/Address[0]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  main_i/IROM_0/g0_b15/O
                         net (fo=1, routed)           0.784     9.739    main_i/IROM_0/g0_b15_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.863 r  main_i/IROM_0/Data[15]_INST_0/O
                         net (fo=2, routed)           0.000     9.863    main_i/Debugger_0/U0/pc_current_addr[15]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.449     8.498    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/C
                         clock pessimism              0.399     8.897    
                         clock uncertainty           -0.194     8.704    
    SLICE_X32Y49         FDSE (Setup_fdse_C_D)        0.031     8.735    main_i/Debugger_0/U0/tx_data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 -1.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.975%)  route 0.311ns (55.025%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.156     1.050    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.095 r  main_i/IROM_0/Data[1]_INST_0/O
                         net (fo=2, routed)           0.000     1.095    main_i/Debugger_0/U0/pc_current_addr[1]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X32Y49         FDSE (Hold_fdse_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.254ns (42.063%)  route 0.350ns (57.937%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=20, routed)          0.255     0.949    main_i/IROM_0/Address[4]
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  main_i/IROM_0/g0_b9/O
                         net (fo=1, routed)           0.095     1.089    main_i/IROM_0/g0_b9_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.134 r  main_i/IROM_0/Data[9]_INST_0/O
                         net (fo=2, routed)           0.000     1.134    main_i/Debugger_0/U0/pc_current_addr[9]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[9]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.254ns (41.200%)  route 0.362ns (58.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=20, routed)          0.314     1.008    main_i/IROM_0/Address[4]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.053 r  main_i/IROM_0/g0_b14/O
                         net (fo=1, routed)           0.049     1.102    main_i/IROM_0/g0_b14_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.147 r  main_i/IROM_0/Data[14]_INST_0/O
                         net (fo=2, routed)           0.000     1.147    main_i/Debugger_0/U0/pc_current_addr[14]
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X31Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[14]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.370%)  route 0.437ns (67.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/Q
                         net (fo=19, routed)          0.437     1.131    main_i/IROM_0/Address[14]
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.176 r  main_i/IROM_0/Data[13]_INST_0/O
                         net (fo=2, routed)           0.000     1.176    main_i/Debugger_0/U0/pc_current_addr[13]
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X30Y47         FDSE (Hold_fdse_C_D)         0.121     0.049    main_i/Debugger_0/U0/tx_data_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.619%)  route 0.413ns (66.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/Q
                         net (fo=18, routed)          0.413     1.107    main_i/IROM_0/Address[15]
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.152 r  main_i/IROM_0/Data[15]_INST_0/O
                         net (fo=2, routed)           0.000     1.152    main_i/Debugger_0/U0/pc_current_addr[15]
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X32Y49         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[15]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X32Y49         FDSE (Hold_fdse_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.254ns (37.190%)  route 0.429ns (62.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.275     1.168    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.213 r  main_i/IROM_0/Data[10]_INST_0/O
                         net (fo=2, routed)           0.000     1.213    main_i/Debugger_0/U0/pc_current_addr[10]
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y47         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120     0.048    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.254ns (37.140%)  route 0.430ns (62.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=5, routed)           0.154     0.849    main_i/IROM_0/Address[5]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.894 f  main_i/IROM_0/Data[15]_INST_0_i_2/O
                         net (fo=16, routed)          0.276     1.169    main_i/IROM_0/Data[15]_INST_0_i_2_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.214 r  main_i/IROM_0/Data[3]_INST_0/O
                         net (fo=2, routed)           0.000     1.214    main_i/Debugger_0/U0/pc_current_addr[3]
    SLICE_X33Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y47         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[3]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X33Y47         FDSE (Hold_fdse_C_D)         0.092     0.020    main_i/Debugger_0/U0/tx_data_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.209ns (28.868%)  route 0.515ns (71.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/Q
                         net (fo=19, routed)          0.387     1.081    main_i/IROM_0/Address[14]
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.126 r  main_i/IROM_0/Data[0]_INST_0/O
                         net (fo=2, routed)           0.128     1.254    main_i/Debugger_0/U0/pc_current_addr[0]
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X33Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.078     0.006    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.663%)  route 0.520ns (71.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/Q
                         net (fo=20, routed)          0.399     1.093    main_i/IROM_0/Address[13]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.138 r  main_i/IROM_0/Data[2]_INST_0/O
                         net (fo=2, routed)           0.122     1.259    main_i/Debugger_0/U0/pc_current_addr[2]
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.833    -0.822    main_i/Debugger_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.194    -0.074    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     0.002    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.254ns (33.902%)  route 0.495ns (66.098%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.561     0.530    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164     0.694 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/Q
                         net (fo=5, routed)           0.166     0.860    main_i/IROM_0/Address[12]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.905 f  main_i/IROM_0/Data[15]_INST_0_i_1/O
                         net (fo=16, routed)          0.218     1.123    main_i/IROM_0/Data[15]_INST_0_i_1_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.168 r  main_i/IROM_0/Data[11]_INST_0/O
                         net (fo=2, routed)           0.112     1.279    main_i/Debugger_0/U0/pc_current_addr[11]
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.835    -0.820    main_i/Debugger_0/U0/clk
    SLICE_X30Y48         FDSE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[11]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.194    -0.072    
    SLICE_X30Y48         FDSE (Hold_fdse_C_D)         0.060    -0.012    main_i/Debugger_0/U0/tx_data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.291    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.449ns,  Total Violation       -1.449ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.449ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns)
  Data Path Delay:        0.743ns  (logic 0.580ns (78.049%)  route 0.163ns (21.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 9.424 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 r  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946     3.276 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     5.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     7.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     7.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     9.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X32Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.456     9.880 r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/Q
                         net (fo=18, routed)          0.163    10.043    main_i/Debugger_0/U0/wlb_in
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.167 r  main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    10.167    main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.433     8.481    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.399     8.880    
                         clock uncertainty           -0.194     8.687    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.031     8.718    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                 -1.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X32Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Execution_0/U0/wlb_s_reg/Q
                         net (fo=18, routed)          0.063     3.120    main_i/Debugger_0/U0/wlb_in
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.045     3.165 r  main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     3.165    main_i/Debugger_0/U0/tx_instruction_buffer[0]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.828    -0.826    main_i/Debugger_0/U0/clk
    SLICE_X33Y50         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.194    -0.078    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092     0.014    main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  3.151    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0_1

Setup :           12  Failing Endpoints,  Worst Slack       -0.861ns,  Total Violation       -7.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 2.790ns (48.338%)  route 2.982ns (51.662%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.015 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.015    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 -0.861    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.782ns (48.266%)  route 2.982ns (51.734%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.007 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.007    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 2.706ns (47.575%)  route 2.982ns (52.425%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.931 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.931    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_5
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[14]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.757ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 2.686ns (47.390%)  route 2.982ns (52.610%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.692    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.911 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.911    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 -0.757    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.673ns (47.269%)  route 2.982ns (52.731%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.898 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.898    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.665ns (47.195%)  route 2.982ns (52.805%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.890 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.890    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.589ns (46.474%)  route 2.982ns (53.526%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.814 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.814    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.569ns (46.281%)  route 2.982ns (53.719%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.575 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.794 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.794    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.445ns (45.054%)  route 2.982ns (54.946%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.949 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     5.950    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.172 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     6.763    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     7.062 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     7.062    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.670 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.670    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.411ns (44.660%)  route 2.988ns (55.340%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.843ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.565     2.244    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          1.827     4.589    main_i/CU_JumpDestinationSe_0/U0/Dout[1]_alias
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.713 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0_comp/O
                         net (fo=1, routed)           0.562     5.275    main_i/CU_JumpController_0/U0/JMP_Address[1]_repN_alias
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.399 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     5.399    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.039 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.598     6.637    main_i/ProgramCounter_0/U0/relative_jump_destination[3]_alias
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.306     6.943 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_comp/O
                         net (fo=1, routed)           0.000     6.943    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.319 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.319    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.642 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.642    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.843     7.113    
                         clock uncertainty           -0.067     7.045    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     7.154    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                 -0.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.844%)  route 0.279ns (57.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.279     0.974    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[2]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.019 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.019    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__1_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/C
                         clock pessimism              0.135     0.796    
                         clock uncertainty            0.067     0.863    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.107     0.970    main_i/Pipelining_Controller_0/U0/output_forward_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.788%)  route 0.330ns (61.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.330     1.025    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.070 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__2/O
                         net (fo=1, routed)           0.000     1.070    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__2_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                         clock pessimism              0.135     0.796    
                         clock uncertainty            0.067     0.863    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.092     0.955    main_i/Pipelining_Controller_0/U0/output_forward_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.387ns (62.163%)  route 0.236ns (37.837%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.155 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.155    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_7
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.400ns (62.937%)  route 0.236ns (37.063%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.168 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.168    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_5
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.209ns (34.392%)  route 0.399ns (65.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.399     1.094    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.139 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.139    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__0_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
                         clock pessimism              0.135     0.796    
                         clock uncertainty            0.067     0.863    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.092     0.955    main_i/Pipelining_Controller_0/U0/output_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.755%)  route 0.189ns (57.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.672 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/Q
                         net (fo=1, routed)           0.189     0.861    main_i/Pipelining_Controller_0/U0/rf_forward_reg_c_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C
                         clock pessimism             -0.130     0.531    
                         clock uncertainty            0.067     0.599    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.075     0.674    main_i/Pipelining_Controller_0/U0/execution_forward_reg_c
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     0.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y51         FDRE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.695 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c/Q
                         net (fo=1, routed)           0.404     1.099    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]_U0_write_back_forward_reg_c_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.144 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3/O
                         net (fo=1, routed)           0.000     1.144    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3_n_0
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                         clock pessimism              0.135     0.796    
                         clock uncertainty            0.067     0.863    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.091     0.954    main_i/Pipelining_Controller_0/U0/output_forward_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.423ns (64.231%)  route 0.236ns (35.769%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.191 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.191    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.425ns (64.339%)  route 0.236ns (35.661%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.193    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.427ns (64.447%)  route 0.236ns (35.553%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787    -0.359    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258    -0.056    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.563     0.532    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     0.696 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.235     0.931    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.974 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.974    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.101 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.102    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.142 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.142    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.195 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.195    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.140     0.799    
                         clock uncertainty            0.067     0.866    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.134     1.000    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0_1

Setup :          910  Failing Endpoints,  Worst Slack       -2.684ns,  Total Violation    -1091.964ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.853ns  (logic 2.348ns (48.387%)  route 2.505ns (51.613%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.503    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.816 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, routed)           0.313     8.129    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.306     8.435 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=1, routed)           0.462     8.896    main_i/ProgramCounter_0/U0/Din[15]
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.020 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3/O
                         net (fo=1, routed)           0.000     9.020    main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.275 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.275    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.813ns  (logic 2.729ns (56.697%)  route 2.084ns (43.303%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.236 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.236    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.729ns  (logic 2.645ns (55.928%)  route 2.084ns (44.072%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.152 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.152    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_5
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[14]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.709ns  (logic 2.625ns (55.741%)  route 2.084ns (44.259%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.132 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.132    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.470ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.638ns  (logic 2.611ns (56.300%)  route 2.027ns (43.700%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.061 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.061    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                 -2.470    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.630ns  (logic 2.603ns (56.224%)  route 2.027ns (43.776%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.053 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.053    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.554ns  (logic 2.527ns (55.494%)  route 2.027ns (44.506%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.977 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.977    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.534ns  (logic 2.507ns (55.297%)  route 2.027ns (44.703%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.957 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.410ns  (logic 2.383ns (54.040%)  route 2.027ns (45.960%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.833 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.833    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        4.381ns  (logic 2.349ns (53.612%)  route 2.032ns (46.388%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.201 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.598     7.799    main_i/ProgramCounter_0/U0/relative_jump_destination[3]_alias
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.306     8.105 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_comp/O
                         net (fo=1, routed)           0.000     8.105    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.481 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.481    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.804 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.804    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.482    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     6.591    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 -2.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.546    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.507    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.545    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.503    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/Reg4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X46Y58         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.148     3.063 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/Q
                         net (fo=15, routed)          0.075     3.138    main_i/RegFile_0/U0/WriteData[8]
    SLICE_X47Y58         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RegFile_0/U0/clk
    SLICE_X47Y58         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[8]/C
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.402    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.017     1.419    main_i/RegFile_0/U0/Reg4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.506    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.747ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.502    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/Reg4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.019%)  route 0.187ns (56.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X43Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/Q
                         net (fo=15, routed)          0.187     3.243    main_i/RegFile_0/U0/WriteData[3]
    SLICE_X47Y54         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.661    main_i/RegFile_0/U0/clk
    SLICE_X47Y54         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[3]/C
                         clock pessimism              0.555     1.216    
                         clock uncertainty            0.187     1.403    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.473    main_i/RegFile_0/U0/Reg4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/RegA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.672%)  route 0.189ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X43Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/Q
                         net (fo=15, routed)          0.189     3.245    main_i/RegFile_0/U0/WriteData[3]
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.661    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/C
                         clock pessimism              0.555     1.216    
                         clock uncertainty            0.187     1.403    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.070     1.473    main_i/RegFile_0/U0/RegA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.735%)  route 0.265ns (65.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/Q
                         net (fo=27, routed)          0.265     3.321    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/D
    SLICE_X38Y54         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/WCLK
    SLICE_X38Y54         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.401    
    SLICE_X38Y54         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.545    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  1.776    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0_1

Setup :          910  Failing Endpoints,  Worst Slack       -2.684ns,  Total Violation    -1091.294ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.853ns  (logic 2.348ns (48.387%)  route 2.505ns (51.613%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.503    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.816 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, routed)           0.313     8.129    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.306     8.435 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=1, routed)           0.462     8.896    main_i/ProgramCounter_0/U0/Din[15]
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.124     9.020 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3/O
                         net (fo=1, routed)           0.000     9.020    main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.275 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.275    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.644ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.813ns  (logic 2.729ns (56.697%)  route 2.084ns (43.303%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.236 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.236    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 -2.644    

Slack (VIOLATED) :        -2.560ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.729ns  (logic 2.645ns (55.928%)  route 2.084ns (44.072%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.152 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.152    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_5
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[14]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 -2.560    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.709ns  (logic 2.625ns (55.741%)  route 2.084ns (44.259%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.995     5.874    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X33Y51         LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=3, routed)           0.735     6.733    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.857 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000     6.857    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.355     8.077    main_i/ProgramCounter_0/U0/relative_jump_destination[9]_alias
    SLICE_X34Y51         LUT5 (Prop_lut5_I4_O)        0.303     8.380 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_comp/O
                         net (fo=1, routed)           0.000     8.380    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.913 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.913    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.132 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.132    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.469ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.638ns  (logic 2.611ns (56.300%)  route 2.027ns (43.700%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.061 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.061    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_6
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                 -2.469    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.630ns  (logic 2.603ns (56.224%)  route 2.027ns (43.776%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.053 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.053    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.554ns  (logic 2.527ns (55.494%)  route 2.027ns (44.506%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.977 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.977    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_5
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.534ns  (logic 2.507ns (55.297%)  route 2.027ns (44.703%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.738 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.738    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.957 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y51         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.410ns  (logic 2.383ns (54.040%)  route 2.027ns (45.960%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.112    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[0]
                         net (fo=1, routed)           0.592     7.926    main_i/ProgramCounter_0/U0/relative_jump_destination[4]_alias
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.299     8.225 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_comp/O
                         net (fo=1, routed)           0.000     8.225    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.833 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.833    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        4.381ns  (logic 2.349ns (53.612%)  route 2.032ns (46.388%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 4.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.553     4.423    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.456     4.879 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=23, routed)          0.829     5.708    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.832 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=4, routed)           0.605     6.437    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.561 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_comp/O
                         net (fo=1, routed)           0.000     6.561    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.201 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           0.598     7.799    main_i/ProgramCounter_0/U0/relative_jump_destination[3]_alias
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.306     8.105 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_comp/O
                         net (fo=1, routed)           0.000     8.105    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.481 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.481    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.804 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.804    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978     4.027    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.127 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618     4.745    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.836 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     6.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                         clock pessimism              0.399     6.670    
                         clock uncertainty           -0.187     6.483    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109     6.592    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 -2.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.545    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.506    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.400    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.544    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.039%)  route 0.153ns (51.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X45Y57         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[12]/Q
                         net (fo=23, routed)          0.153     3.209    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C/CLK
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.401    
    SLICE_X42Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.502    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/Reg4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X46Y58         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.148     3.063 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]/Q
                         net (fo=15, routed)          0.075     3.138    main_i/RegFile_0/U0/WriteData[8]
    SLICE_X47Y58         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.660    main_i/RegFile_0/U0/clk
    SLICE_X47Y58         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[8]/C
                         clock pessimism              0.555     1.215    
                         clock uncertainty            0.187     1.401    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.017     1.418    main_i/RegFile_0/U0/Reg4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.400    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.505    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.748ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/Q
                         net (fo=24, routed)          0.193     3.249    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/D
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.830     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/WCLK
    SLICE_X42Y58         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.400    
    SLICE_X42Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.501    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/Reg4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.019%)  route 0.187ns (56.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X43Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/Q
                         net (fo=15, routed)          0.187     3.243    main_i/RegFile_0/U0/WriteData[3]
    SLICE_X47Y54         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.661    main_i/RegFile_0/U0/clk
    SLICE_X47Y54         FDRE                                         r  main_i/RegFile_0/U0/Reg4_reg[3]/C
                         clock pessimism              0.555     1.216    
                         clock uncertainty            0.187     1.402    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.472    main_i/RegFile_0/U0/Reg4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RegFile_0/U0/RegA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.672%)  route 0.189ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X43Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[3]/Q
                         net (fo=15, routed)          0.189     3.245    main_i/RegFile_0/U0/WriteData[3]
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.831     0.661    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/C
                         clock pessimism              0.555     1.216    
                         clock uncertainty            0.187     1.402    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.070     1.472    main_i/RegFile_0/U0/RegA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.777ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.735%)  route 0.265ns (65.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.415ns = ( 2.915 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.561     2.915    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     3.056 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/Q
                         net (fo=27, routed)          0.265     3.321    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/D
    SLICE_X38Y54         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/WCLK
    SLICE_X38Y54         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D/CLK
                         clock pessimism              0.555     1.214    
                         clock uncertainty            0.187     1.400    
    SLICE_X38Y54         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.544    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  1.777    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1

Setup :           72  Failing Endpoints,  Worst Slack       -2.474ns,  Total Violation     -130.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.474ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.196ns (29.934%)  route 2.799ns (70.066%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.558     2.236    main_i/RegFile_0/U0/clk
    SLICE_X49Y55         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456     2.692 r  main_i/RegFile_0/U0/RegA_reg[0]/Q
                         net (fo=3, routed)           1.334     4.026    main_i/RegFile_0/U0/RegMA_data[0]
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124     4.150 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.150    main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_5_n_0
    SLICE_X50Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     4.359 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.359    main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_2_n_0
    SLICE_X50Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     4.447 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0/O
                         net (fo=1, routed)           1.465     5.913    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[0]
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.319     6.232 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.232    main_i/Pipelining_Execution_0/U0/Operand2[0]
    SLICE_X37Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X37Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.727    
    SLICE_X37Y59         FDCE (Setup_fdce_C_D)        0.031     3.758    main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 -2.474    

Slack (VIOLATED) :        -2.450ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.373ns (34.569%)  route 2.599ns (65.431%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.556     2.234    main_i/RegFile_0/U0/clk
    SLICE_X49Y59         FDRE                                         r  main_i/RegFile_0/U0/Reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.419     2.653 r  main_i/RegFile_0/U0/Reg3_reg[8]/Q
                         net (fo=2, routed)           1.106     3.759    main_i/RegFile_0/U0/Reg3[8]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.296     4.055 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.055    main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_3_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     4.293 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.293    main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_1_n_0
    SLICE_X48Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     4.397 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0/O
                         net (fo=1, routed)           1.493     5.890    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[8]
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.206 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8]_INST_0_comp/O
                         net (fo=1, routed)           0.000     6.206    main_i/Pipelining_Execution_0/U0/Operand2[8]
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.727    
    SLICE_X39Y60         FDCE (Setup_fdce_C_D)        0.029     3.756    main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 -2.450    

Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.102ns (54.249%)  route 1.773ns (45.751%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/WCLK
    SLICE_X42Y52         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.547 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.547    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/OC
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.247     3.794 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.794    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/O0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     3.892 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.146     5.038    main_i/CU_WriteSelector_0/U0/RAM_Out[0]
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.357 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0/O
                         net (fo=4, routed)           0.627     5.984    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.108 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.108    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.728    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.029     3.757    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.757    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 -2.351    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.300ns (33.809%)  route 2.545ns (66.191%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RegFile_0/U0/clk
    SLICE_X46Y53         FDRE                                         r  main_i/RegFile_0/U0/Reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     2.751 r  main_i/RegFile_0/U0/Reg2_reg[4]/Q
                         net (fo=2, routed)           1.383     4.134    main_i/RegFile_0/U0/Reg2[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.258 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.258    main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_3_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     4.496 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.496    main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_1_n_0
    SLICE_X43Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     4.600 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0/O
                         net (fo=1, routed)           1.162     5.762    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[4]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.316     6.078 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0/O
                         net (fo=1, routed)           0.000     6.078    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X39Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.727    
    SLICE_X39Y59         FDCE (Setup_fdce_C_D)        0.031     3.758    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.304ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.202ns (31.376%)  route 2.629ns (68.624%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RegFile_0/U0/clk
    SLICE_X45Y54         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.689 r  main_i/RegFile_0/U0/RegA_reg[6]/Q
                         net (fo=3, routed)           1.196     3.885    main_i/RegFile_0/U0/RegMA_data[6]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     4.009 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.009    main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_5_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     4.221 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.221    main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_2_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I1_O)      0.094     4.315 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0/O
                         net (fo=1, routed)           1.433     5.748    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[6]
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.316     6.064 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0_comp/O
                         net (fo=1, routed)           0.000     6.064    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.728    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.032     3.760    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                          3.760    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.304    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.264ns (33.414%)  route 2.519ns (66.586%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.517 - 2.500 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.559     2.237    main_i/RegFile_0/U0/clk
    SLICE_X50Y54         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     2.755 r  main_i/RegFile_0/U0/RegB_reg[2]/Q
                         net (fo=2, routed)           1.135     3.891    main_i/RegFile_0/U0/RegB_reg_n_0_[2]
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.015 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.015    main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_5_n_0
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     4.227 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.227    main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_2_n_0
    SLICE_X51Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     4.321 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0/O
                         net (fo=1, routed)           1.383     5.704    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[2]
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.316     6.020 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.020    main_i/Pipelining_Execution_0/U0/Operand1[2]
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     3.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                         clock pessimism              0.399     3.916    
                         clock uncertainty           -0.187     3.729    
    SLICE_X39Y54         FDCE (Setup_fdce_C_D)        0.029     3.758    main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.102ns (54.808%)  route 1.733ns (45.192%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.517 - 2.500 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.554     2.232    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/WCLK
    SLICE_X38Y51         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.546 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.546    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/OC
    SLICE_X38Y51         MUXF7 (Prop_muxf7_I1_O)      0.247     3.793 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     3.793    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/O0
    SLICE_X38Y51         MUXF8 (Prop_muxf8_I0_O)      0.098     3.891 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.923     4.815    main_i/CU_WriteSelector_0/U0/RAM_Out[3]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.134 r  main_i/CU_WriteSelector_0/U0/Write_Data[3]_INST_0/O
                         net (fo=4, routed)           0.810     5.943    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.067 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000     6.067    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     3.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.399     3.916    
                         clock uncertainty           -0.187     3.729    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.081     3.810    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.238ns (33.115%)  route 2.500ns (66.885%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 3.513 - 2.500 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.556     2.234    main_i/RegFile_0/U0/clk
    SLICE_X48Y59         FDRE                                         r  main_i/RegFile_0/U0/Reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.456     2.690 r  main_i/RegFile_0/U0/Reg0_reg[13]/Q
                         net (fo=2, routed)           1.253     3.943    main_i/RegFile_0/U0/Reg0[13]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.067 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.067    main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_3_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     4.308 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.308    main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_1_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     4.406 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0/O
                         net (fo=1, routed)           1.248     5.654    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[13]
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.319     5.973 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[13]_INST_0/O
                         net (fo=1, routed)           0.000     5.973    main_i/Pipelining_Execution_0/U0/Operand2[13]
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.431     3.513    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C
                         clock pessimism              0.399     3.912    
                         clock uncertainty           -0.187     3.725    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.029     3.754    main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 -2.219    

Slack (VIOLATED) :        -2.204ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 2.102ns (55.612%)  route 1.678ns (44.388%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/WCLK
    SLICE_X42Y52         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.547 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.547    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/OC
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.247     3.794 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.794    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/O0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     3.892 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.146     5.038    main_i/CU_WriteSelector_0/U0/RAM_Out[0]
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.357 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0/O
                         net (fo=4, routed)           0.532     5.889    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X34Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.013 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.013    main_i/Pipelining_Execution_0/U0/MA[0]
    SLICE_X34Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X34Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.728    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.081     3.809    main_i/Pipelining_Execution_0/U0/ma_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                 -2.204    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.614%)  route 3.135ns (84.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.456     2.689 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/Q
                         net (fo=16, routed)          3.135     5.824    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[1]
    SLICE_X43Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.948 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.948    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.399     3.918    
                         clock uncertainty           -0.187     3.731    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.032     3.763    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                 -2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.673%)  route 0.161ns (46.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X45Y54         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[7]/Q
                         net (fo=3, routed)           0.161     5.833    main_i/Pipelining_Forwarder_0/U0/CurrentMA[7]
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.045     5.878 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.878    main_i/Pipelining_Execution_0/U0/MA[7]
    SLICE_X44Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.021    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X44Y54         FDCE (Hold_fdce_C_D)         0.091     3.854    main_i/Pipelining_Execution_0/U0/ma_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.878    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.062ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.222%)  route 0.200ns (51.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.200     5.872    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.045     5.917 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     5.917    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.092     3.855    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           5.917    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.062ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.302%)  route 0.199ns (51.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[3]/Q
                         net (fo=3, routed)           0.199     5.871    main_i/Pipelining_Forwarder_0/U0/CurrentMA[3]
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.045     5.916 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.916    main_i/Pipelining_Execution_0/U0/MA[3]
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.021    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X44Y55         FDCE (Hold_fdce_C_D)         0.091     3.854    main_i/Pipelining_Execution_0/U0/ma_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.099ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.881%)  route 0.238ns (56.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.238     5.910    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045     5.955 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     5.955    main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1_n_0
    SLICE_X33Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X33Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.764    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     3.856    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           5.955    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.315%)  route 0.243ns (56.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     5.672 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/Q
                         net (fo=16, routed)          0.243     5.916    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[3]
    SLICE_X41Y55         LUT5 (Prop_lut5_I2_O)        0.045     5.961 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.961    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.555     3.575    
                         clock uncertainty            0.187     3.762    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092     3.854    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.961    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.132ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.704%)  route 0.271ns (59.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.271     5.943    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     5.988 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     5.988    main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.764    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.092     3.856    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.134ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.814%)  route 0.270ns (59.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[5]/Q
                         net (fo=3, routed)           0.270     5.942    main_i/Pipelining_Forwarder_0/U0/CurrentMA[5]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.045     5.987 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.987    main_i/Pipelining_Execution_0/U0/MA[5]
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/C
                         clock pessimism              0.555     3.575    
                         clock uncertainty            0.187     3.762    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.091     3.853    main_i/Pipelining_Execution_0/U0/ma_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           5.987    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.154ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.834%)  route 0.293ns (61.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.293     5.965    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.010 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     6.010    main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.764    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.092     3.856    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.856    
                         arrival time                           6.010    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.181ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.078%)  route 0.316ns (62.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.519ns = ( 3.019 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     5.672 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=17, routed)          0.316     5.988    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[0]
    SLICE_X39Y54         LUT5 (Prop_lut5_I3_O)        0.045     6.033 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.033    main_i/Pipelining_Execution_0/U0/Operand1[2]
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.019    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                         clock pessimism              0.555     3.574    
                         clock uncertainty            0.187     3.761    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.091     3.852    main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.187ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.403%)  route 0.325ns (63.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.325     5.997    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.045     6.042 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     6.042    main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1_n_0
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.763    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.092     3.855    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  2.187    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1

Setup :           62  Failing Endpoints,  Worst Slack       -4.814ns,  Total Violation     -238.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.814ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.741ns  (logic 3.678ns (37.760%)  route 6.063ns (62.240%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 8.520 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.020 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[3]
                         net (fo=1, routed)           0.304    11.324    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_4
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.306    11.630 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.154    11.784    main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.908 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_comp/O
                         net (fo=2, routed)           0.591    12.499    main_i/ALU_0/U0/ALU_OUT[12]
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.623 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp_1/O
                         net (fo=3, routed)           0.817    13.440    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.476    14.041    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124    14.165 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=1, routed)           0.000    14.165    main_i/Pipelining_Execution_0/U0/Operand1[1]
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     8.520    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.866     9.386    
                         clock uncertainty           -0.067     9.319    
    SLICE_X44Y55         FDCE (Setup_fdce_C_D)        0.032     9.351    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                 -4.814    

Slack (VIOLATED) :        -4.761ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.724ns  (logic 3.678ns (37.822%)  route 6.046ns (62.178%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 8.519 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.905ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.020 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[3]
                         net (fo=1, routed)           0.304    11.324    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_4
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.306    11.630 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7/O
                         net (fo=1, routed)           0.154    11.784    main_i/ALU_0/U0/ALU_OUT[12]_INST_0_i_7_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.908 f  main_i/ALU_0/U0/ALU_OUT[12]_INST_0_comp/O
                         net (fo=2, routed)           0.591    12.499    main_i/ALU_0/U0/ALU_OUT[12]
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.623 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp_1/O
                         net (fo=3, routed)           0.817    13.440    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.460    14.024    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.124    14.148 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000    14.148    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     8.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.905     9.424    
                         clock uncertainty           -0.067     9.357    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)        0.031     9.388    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                 -4.761    

Slack (VIOLATED) :        -4.742ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.682ns  (logic 3.340ns (34.498%)  route 6.342ns (65.502%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 8.519 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    10.682 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[3]
                         net (fo=1, routed)           0.449    11.130    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_4
    SLICE_X47Y57         LUT4 (Prop_lut4_I2_O)        0.306    11.436 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_comp/O
                         net (fo=1, routed)           0.292    11.729    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.853 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.809    12.662    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.786 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_comp/O
                         net (fo=3, routed)           0.657    13.443    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.567 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.415    13.982    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.124    14.106 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000    14.106    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     8.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.880     9.399    
                         clock uncertainty           -0.067     9.332    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.032     9.364    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                 -4.742    

Slack (VIOLATED) :        -4.736ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.723ns  (logic 3.340ns (34.353%)  route 6.383ns (65.647%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    10.682 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[3]
                         net (fo=1, routed)           0.449    11.130    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_4
    SLICE_X47Y57         LUT4 (Prop_lut4_I2_O)        0.306    11.436 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_comp/O
                         net (fo=1, routed)           0.292    11.729    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.853 r  main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.809    12.662    main_i/ALU_0/U0/ALU_OUT[4]_INST_0_i_1_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.786 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_comp/O
                         net (fo=3, routed)           0.657    13.443    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.567 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.456    14.023    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.124    14.147 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000    14.147    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.880     9.397    
                         clock uncertainty           -0.067     9.330    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.081     9.411    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                 -4.736    

Slack (VIOLATED) :        -4.561ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.407ns  (logic 3.572ns (37.973%)  route 5.835ns (62.027%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 8.518 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.041 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/O[1]
                         net (fo=1, routed)           0.452    11.493    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_6
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.303    11.796 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_7/O
                         net (fo=2, routed)           0.303    12.099    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_7_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    12.223 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.298    12.521    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.645 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0/O
                         net (fo=2, routed)           0.476    13.121    main_i/CU_WriteSelector_0/U0/ALU_Out[10]
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.245 r  main_i/CU_WriteSelector_0/U0/Write_Data[10]_INST_0/O
                         net (fo=2, routed)           0.586    13.831    main_i/Pipelining_WriteBack_0/U0/WriteData[10]
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.436     8.518    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X44Y59         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C
                         clock pessimism              0.866     9.384    
                         clock uncertainty           -0.067     9.317    
    SLICE_X44Y59         FDCE (Setup_fdce_C_D)       -0.047     9.270    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                 -4.561    

Slack (VIOLATED) :        -4.551ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.472ns  (logic 3.582ns (37.816%)  route 5.890ns (62.183%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.927 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/O[1]
                         net (fo=1, routed)           0.616    11.543    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_6
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.303    11.846 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_5_comp/O
                         net (fo=1, routed)           0.149    11.994    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_5_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.118 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_2/O
                         net (fo=2, routed)           0.549    12.667    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_2_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.791 r  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, routed)           0.453    13.244    main_i/CU_WriteSelector_0/U0/ALU_Out[6]
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.368 r  main_i/CU_WriteSelector_0/U0/Write_Data[6]_INST_0/O
                         net (fo=2, routed)           0.404    13.772    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[6]
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    13.896 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[6]_INST_0/O
                         net (fo=1, routed)           0.000    13.896    main_i/Pipelining_Execution_0/U0/MA[6]
    SLICE_X39Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[6]/C
                         clock pessimism              0.866     9.383    
                         clock uncertainty           -0.067     9.316    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.029     9.345    main_i/Pipelining_Execution_0/U0/ma_s_reg[6]
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                 -4.551    

Slack (VIOLATED) :        -4.539ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.456ns  (logic 3.694ns (39.066%)  route 5.762ns (60.934%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 8.513 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.603    13.756    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[13]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.880 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[13]_INST_0/O
                         net (fo=1, routed)           0.000    13.880    main_i/Pipelining_Execution_0/U0/Operand2[13]
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.431     8.513    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C
                         clock pessimism              0.866     9.379    
                         clock uncertainty           -0.067     9.312    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.029     9.341    main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                 -4.539    

Slack (VIOLATED) :        -4.509ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.432ns  (logic 3.217ns (34.108%)  route 6.215ns (65.892%))
  Logic Levels:           15  (CARRY4=5 LUT1=1 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 8.516 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.426     8.835    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.959 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=13, routed)          0.215     9.175    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_1/O
                         net (fo=1, routed)           0.685     9.984    main_i/ALU_0/U0/SHIFT_RIGHT4[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    10.466 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/O[0]
                         net (fo=1, routed)           0.421    10.887    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.299    11.186 f  main_i/ALU_0/U0/ALU_OUT[1]_INST_0_i_4_comp/O
                         net (fo=1, routed)           0.394    11.581    main_i/ALU_0/U0/ALU_OUT[1]_INST_0_i_4_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  main_i/ALU_0/U0/ALU_OUT[1]_INST_0/O
                         net (fo=2, routed)           0.439    12.144    main_i/ALU_0/U0/ALU_OUT[1]
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.268 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_comp_1/O
                         net (fo=3, routed)           1.010    13.278    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.402 r  main_i/ALU_0/U0/NOT_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.330    13.732    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[5]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0_comp/O
                         net (fo=1, routed)           0.000    13.856    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     8.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.866     9.382    
                         clock uncertainty           -0.067     9.315    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.032     9.347    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 -4.509    

Slack (VIOLATED) :        -4.483ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.416ns  (logic 3.694ns (39.231%)  route 5.722ns (60.769%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 8.515 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.563    13.716    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.840 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[13]_INST_0/O
                         net (fo=1, routed)           0.000    13.840    main_i/Pipelining_Execution_0/U0/Operand1[13]
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     8.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/C
                         clock pessimism              0.880     9.395    
                         clock uncertainty           -0.067     9.328    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.029     9.357    main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.357    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                 -4.483    

Slack (VIOLATED) :        -4.440ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@7.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        9.264ns  (logic 3.570ns (38.535%)  route 5.694ns (61.465%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 8.517 - 7.500 ) 
    Source Clock Delay      (SCD):    1.924ns = ( 4.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.880ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.554     4.424    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     4.880 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.718     5.598    main_i/ALU_0/U0/D2[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.722 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     5.722    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.235    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.352    main_i/ALU_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  main_i/ALU_0/U0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    main_i/ALU_0/U0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  main_i/ALU_0/U0/_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.151     7.738    main_i/ALU_0/U0/_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.424     8.286    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.410 f  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=19, routed)          0.841     9.250    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.374 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_5_comp/O
                         net (fo=1, routed)           0.585     9.960    main_i/ALU_0/U0/SHIFT_RIGHT4[1]
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.593 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.707 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.707    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.821 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.821    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.043 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[0]
                         net (fo=1, routed)           0.298    11.341    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_7
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.299    11.640 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9/O
                         net (fo=2, routed)           0.416    12.056    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_9_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.300    12.479    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0/O
                         net (fo=1, routed)           0.426    13.029    main_i/CU_WriteSelector_0/U0/ALU_Out[13]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.153 r  main_i/CU_WriteSelector_0/U0/Write_Data[13]_INST_0/O
                         net (fo=3, routed)           0.535    13.688    main_i/Pipelining_WriteBack_0/U0/WriteData[13]
    SLICE_X40Y60         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204     2.876 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     4.548 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     6.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     6.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     6.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     8.517    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X40Y60         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]/C
                         clock pessimism              0.880     9.397    
                         clock uncertainty           -0.067     9.330    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)       -0.081     9.249    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[13]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                 -4.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.256%)  route 0.296ns (67.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/Q
                         net (fo=1, routed)           0.296     3.353    main_i/Pipelining_Controller_0/U0/write_back_buffer[13]
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/C
                         clock pessimism              0.160     3.181    
                         clock uncertainty            0.067     3.248    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.063     3.311    main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     3.058 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/Q
                         net (fo=1, routed)           0.056     3.114    main_i/Pipelining_Controller_0/U0/execution_buffer[6]
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/C
                         clock pessimism             -0.104     2.917    
                         clock uncertainty            0.067     2.984    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.071     3.055    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.055    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     3.058 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/Q
                         net (fo=2, routed)           0.068     3.126    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg_n_0_[2]
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/C
                         clock pessimism             -0.104     2.917    
                         clock uncertainty            0.067     2.984    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.075     3.059    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.417ns = ( 2.917 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.563     2.917    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     3.081 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/Q
                         net (fo=2, routed)           0.070     3.151    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg_n_0_[3]
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X34Y47         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/C
                         clock pessimism             -0.104     2.917    
                         clock uncertainty            0.067     2.984    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.060     3.044    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.519ns = ( 3.019 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X30Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     3.080 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/Q
                         net (fo=3, routed)           0.126     3.206    main_i/Pipelining_Controller_0/U0/execution_buffer[10]
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.019    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X35Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/C
                         clock pessimism             -0.069     2.950    
                         clock uncertainty            0.067     3.017    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.070     3.087    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     3.057 r  main_i/Pipelining_Execution_0/U0/is_alu_op_s_reg/Q
                         net (fo=1, routed)           0.116     3.173    main_i/Pipelining_WriteBack_0/U0/Is_ALU_OP
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X39Y51         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg/C
                         clock pessimism             -0.104     2.916    
                         clock uncertainty            0.067     2.983    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.066     3.049    main_i/Pipelining_WriteBack_0/U0/is_alu_op_s_reg
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.946%)  route 0.402ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.418ns = ( 2.918 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.564     2.918    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     3.059 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[14]/Q
                         net (fo=13, routed)          0.402     3.461    main_i/Pipelining_Controller_0/U0/rf_read_buffer[14]
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y52         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
                         clock pessimism              0.165     3.185    
                         clock uncertainty            0.067     3.252    
    SLICE_X31Y52         FDCE (Hold_fdce_C_D)         0.070     3.322    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.243%)  route 0.145ns (43.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X39Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/Q
                         net (fo=34, routed)          0.145     3.202    main_i/Decoder_0/U0/Instruction[12]
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.045     3.247 r  main_i/Decoder_0/U0/Immediate[4]_INST_0/O
                         net (fo=1, routed)           0.000     3.247    main_i/Pipelining_Execution_0/U0/Immediate[4]
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]/C
                         clock pessimism             -0.088     2.932    
                         clock uncertainty            0.067     2.999    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.092     3.091    main_i/Pipelining_Execution_0/U0/immediate_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.074%)  route 0.146ns (43.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X39Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     3.057 f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[12]/Q
                         net (fo=34, routed)          0.146     3.203    main_i/Decoder_0/U0/Instruction[12]
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.045     3.248 r  main_i/Decoder_0/U0/Immediate[6]_INST_0/O
                         net (fo=1, routed)           0.000     3.248    main_i/Pipelining_Execution_0/U0/Immediate[6]
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]/C
                         clock pessimism             -0.088     2.932    
                         clock uncertainty            0.067     2.999    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.091     3.090    main_i/Pipelining_Execution_0/U0/immediate_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 2.916 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X36Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.128     3.044 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[4]/Q
                         net (fo=1, routed)           0.124     3.168    main_i/Pipelining_Controller_0/U0/write_back_buffer[4]
    SLICE_X37Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.830     3.020    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X37Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]/C
                         clock pessimism             -0.091     2.929    
                         clock uncertainty            0.067     2.996    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.013     3.009    main_i/Pipelining_Controller_0/U0/output_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1

Setup :           72  Failing Endpoints,  Worst Slack       -2.473ns,  Total Violation     -130.475ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.473ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.196ns (29.934%)  route 2.799ns (70.066%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.558     2.236    main_i/RegFile_0/U0/clk
    SLICE_X49Y55         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456     2.692 r  main_i/RegFile_0/U0/RegA_reg[0]/Q
                         net (fo=3, routed)           1.334     4.026    main_i/RegFile_0/U0/RegMA_data[0]
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124     4.150 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.150    main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_5_n_0
    SLICE_X50Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     4.359 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.359    main_i/RegFile_0/U0/Reg2_data[0]_INST_0_i_2_n_0
    SLICE_X50Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     4.447 r  main_i/RegFile_0/U0/Reg2_data[0]_INST_0/O
                         net (fo=1, routed)           1.465     5.913    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[0]
    SLICE_X37Y59         LUT5 (Prop_lut5_I0_O)        0.319     6.232 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.232    main_i/Pipelining_Execution_0/U0/Operand2[0]
    SLICE_X37Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X37Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.728    
    SLICE_X37Y59         FDCE (Setup_fdce_C_D)        0.031     3.759    main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 -2.473    

Slack (VIOLATED) :        -2.449ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.373ns (34.569%)  route 2.599ns (65.431%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.556     2.234    main_i/RegFile_0/U0/clk
    SLICE_X49Y59         FDRE                                         r  main_i/RegFile_0/U0/Reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.419     2.653 r  main_i/RegFile_0/U0/Reg3_reg[8]/Q
                         net (fo=2, routed)           1.106     3.759    main_i/RegFile_0/U0/Reg3[8]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.296     4.055 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.055    main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_3_n_0
    SLICE_X48Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     4.293 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.293    main_i/RegFile_0/U0/Reg2_data[8]_INST_0_i_1_n_0
    SLICE_X48Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     4.397 r  main_i/RegFile_0/U0/Reg2_data[8]_INST_0/O
                         net (fo=1, routed)           1.493     5.890    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[8]
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.206 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8]_INST_0_comp/O
                         net (fo=1, routed)           0.000     6.206    main_i/Pipelining_Execution_0/U0/Operand2[8]
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.728    
    SLICE_X39Y60         FDCE (Setup_fdce_C_D)        0.029     3.757    main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]
  -------------------------------------------------------------------
                         required time                          3.757    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 -2.449    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.102ns (54.249%)  route 1.773ns (45.751%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/WCLK
    SLICE_X42Y52         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.547 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.547    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/OC
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.247     3.794 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.794    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/O0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     3.892 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.146     5.038    main_i/CU_WriteSelector_0/U0/RAM_Out[0]
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.357 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0/O
                         net (fo=4, routed)           0.627     5.984    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.108 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.108    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.729    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.029     3.758    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.300ns (33.809%)  route 2.545ns (66.191%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.015ns = ( 3.515 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RegFile_0/U0/clk
    SLICE_X46Y53         FDRE                                         r  main_i/RegFile_0/U0/Reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     2.751 r  main_i/RegFile_0/U0/Reg2_reg[4]/Q
                         net (fo=2, routed)           1.383     4.134    main_i/RegFile_0/U0/Reg2[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.258 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.258    main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_3_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     4.496 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.496    main_i/RegFile_0/U0/Reg2_data[4]_INST_0_i_1_n_0
    SLICE_X43Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     4.600 r  main_i/RegFile_0/U0/Reg2_data[4]_INST_0/O
                         net (fo=1, routed)           1.162     5.762    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[4]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.316     6.078 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0/O
                         net (fo=1, routed)           0.000     6.078    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X39Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.433     3.515    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399     3.914    
                         clock uncertainty           -0.187     3.728    
    SLICE_X39Y59         FDCE (Setup_fdce_C_D)        0.031     3.759    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.303ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.202ns (31.376%)  route 2.629ns (68.624%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RegFile_0/U0/clk
    SLICE_X45Y54         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.689 r  main_i/RegFile_0/U0/RegA_reg[6]/Q
                         net (fo=3, routed)           1.196     3.885    main_i/RegFile_0/U0/RegMA_data[6]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     4.009 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.009    main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_5_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     4.221 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.221    main_i/RegFile_0/U0/Reg2_data[6]_INST_0_i_2_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I1_O)      0.094     4.315 r  main_i/RegFile_0/U0/Reg2_data[6]_INST_0/O
                         net (fo=1, routed)           1.433     5.748    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[6]
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.316     6.064 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0_comp/O
                         net (fo=1, routed)           0.000     6.064    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y58         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.729    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.032     3.761    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                          3.761    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.303    

Slack (VIOLATED) :        -2.261ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.264ns (33.414%)  route 2.519ns (66.586%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.517 - 2.500 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.559     2.237    main_i/RegFile_0/U0/clk
    SLICE_X50Y54         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     2.755 r  main_i/RegFile_0/U0/RegB_reg[2]/Q
                         net (fo=2, routed)           1.135     3.891    main_i/RegFile_0/U0/RegB_reg_n_0_[2]
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.015 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.015    main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_5_n_0
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     4.227 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.227    main_i/RegFile_0/U0/Reg1_data[2]_INST_0_i_2_n_0
    SLICE_X51Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     4.321 r  main_i/RegFile_0/U0/Reg1_data[2]_INST_0/O
                         net (fo=1, routed)           1.383     5.704    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[2]
    SLICE_X39Y54         LUT5 (Prop_lut5_I0_O)        0.316     6.020 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.020    main_i/Pipelining_Execution_0/U0/Operand1[2]
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     3.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                         clock pessimism              0.399     3.916    
                         clock uncertainty           -0.187     3.730    
    SLICE_X39Y54         FDCE (Setup_fdce_C_D)        0.029     3.759    main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 -2.261    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.102ns (54.808%)  route 1.733ns (45.192%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 3.517 - 2.500 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.554     2.232    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/WCLK
    SLICE_X38Y51         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.546 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.546    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/OC
    SLICE_X38Y51         MUXF7 (Prop_muxf7_I1_O)      0.247     3.793 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     3.793    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/O0
    SLICE_X38Y51         MUXF8 (Prop_muxf8_I0_O)      0.098     3.891 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.923     4.815    main_i/CU_WriteSelector_0/U0/RAM_Out[3]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.134 r  main_i/CU_WriteSelector_0/U0/Write_Data[3]_INST_0/O
                         net (fo=4, routed)           0.810     5.943    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[3]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.067 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000     6.067    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.435     3.517    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.399     3.916    
                         clock uncertainty           -0.187     3.730    
    SLICE_X42Y59         FDCE (Setup_fdce_C_D)        0.081     3.811    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                          3.811    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.218ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/Reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.238ns (33.115%)  route 2.500ns (66.885%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 3.513 - 2.500 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.556     2.234    main_i/RegFile_0/U0/clk
    SLICE_X48Y59         FDRE                                         r  main_i/RegFile_0/U0/Reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.456     2.690 r  main_i/RegFile_0/U0/Reg0_reg[13]/Q
                         net (fo=2, routed)           1.253     3.943    main_i/RegFile_0/U0/Reg0[13]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.067 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.067    main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_3_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     4.308 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.308    main_i/RegFile_0/U0/Reg2_data[13]_INST_0_i_1_n_0
    SLICE_X50Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     4.406 r  main_i/RegFile_0/U0/Reg2_data[13]_INST_0/O
                         net (fo=1, routed)           1.248     5.654    main_i/Pipelining_Forwarder_0/U0/CurrentOperand2[13]
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.319     5.973 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[13]_INST_0/O
                         net (fo=1, routed)           0.000     5.973    main_i/Pipelining_Execution_0/U0/Operand2[13]
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.431     3.513    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C
                         clock pessimism              0.399     3.912    
                         clock uncertainty           -0.187     3.726    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.029     3.755    main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]
  -------------------------------------------------------------------
                         required time                          3.755    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 -2.218    

Slack (VIOLATED) :        -2.203ns  (required time - arrival time)
  Source:                 main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 2.102ns (55.612%)  route 1.678ns (44.388%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 3.516 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/WCLK
    SLICE_X42Y52         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     3.547 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.547    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/OC
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.247     3.794 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.794    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/O0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I0_O)      0.098     3.892 r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           1.146     5.038    main_i/CU_WriteSelector_0/U0/RAM_Out[0]
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.319     5.357 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0/O
                         net (fo=4, routed)           0.532     5.889    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X34Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.013 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.013    main_i/Pipelining_Execution_0/U0/MA[0]
    SLICE_X34Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.434     3.516    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X34Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/C
                         clock pessimism              0.399     3.915    
                         clock uncertainty           -0.187     3.729    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.081     3.810    main_i/Pipelining_Execution_0/U0/ma_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                 -2.203    

Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.580ns (15.614%)  route 3.135ns (84.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.228    -0.239    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.115 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.697     0.582    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.678 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.555     2.233    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.456     2.689 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/Q
                         net (fo=16, routed)          3.135     5.824    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[1]
    SLICE_X43Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.948 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.948    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X43Y56         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.399     3.918    
                         clock uncertainty           -0.187     3.732    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.032     3.764    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                          3.764    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                 -2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.025ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.673%)  route 0.161ns (46.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X45Y54         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[7]/Q
                         net (fo=3, routed)           0.161     5.833    main_i/Pipelining_Forwarder_0/U0/CurrentMA[7]
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.045     5.878 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.878    main_i/Pipelining_Execution_0/U0/MA[7]
    SLICE_X44Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.021    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[7]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.762    
    SLICE_X44Y54         FDCE (Hold_fdce_C_D)         0.091     3.853    main_i/Pipelining_Execution_0/U0/ma_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           5.878    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.063ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.222%)  route 0.200ns (51.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.200     5.872    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.045     5.917 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     5.917    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.762    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.092     3.854    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           5.917    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.063ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.302%)  route 0.199ns (51.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[3]/Q
                         net (fo=3, routed)           0.199     5.871    main_i/Pipelining_Forwarder_0/U0/CurrentMA[3]
    SLICE_X44Y55         LUT3 (Prop_lut3_I2_O)        0.045     5.916 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.916    main_i/Pipelining_Execution_0/U0/MA[3]
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.021    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.762    
    SLICE_X44Y55         FDCE (Hold_fdce_C_D)         0.091     3.853    main_i/Pipelining_Execution_0/U0/ma_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.100ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.881%)  route 0.238ns (56.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.238     5.910    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045     5.955 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     5.955    main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1_n_0
    SLICE_X33Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X33Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.763    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     3.855    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           5.955    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.315%)  route 0.243ns (56.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     5.672 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/Q
                         net (fo=16, routed)          0.243     5.916    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[3]
    SLICE_X41Y55         LUT5 (Prop_lut5_I2_O)        0.045     5.961 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.961    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.555     3.575    
                         clock uncertainty            0.187     3.761    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092     3.853    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           5.961    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.704%)  route 0.271ns (59.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.271     5.943    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     5.988 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     5.988    main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.763    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.092     3.855    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           5.988    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.135ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.814%)  route 0.270ns (59.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 3.020 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/RegFile_0/U0/clk
    SLICE_X44Y53         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     5.672 r  main_i/RegFile_0/U0/RegA_reg[5]/Q
                         net (fo=3, routed)           0.270     5.942    main_i/Pipelining_Forwarder_0/U0/CurrentMA[5]
    SLICE_X40Y55         LUT3 (Prop_lut3_I2_O)        0.045     5.987 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.987    main_i/Pipelining_Execution_0/U0/MA[5]
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.831     3.020    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/C
                         clock pessimism              0.555     3.575    
                         clock uncertainty            0.187     3.761    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.091     3.852    main_i/Pipelining_Execution_0/U0/ma_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           5.987    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.834%)  route 0.293ns (61.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.022 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.293     5.965    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.010 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     6.010    main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.833     3.022    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y49         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/C
                         clock pessimism              0.555     3.577    
                         clock uncertainty            0.187     3.763    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.092     3.855    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           6.010    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.182ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.078%)  route 0.316ns (62.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.519ns = ( 3.019 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     5.672 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=17, routed)          0.316     5.988    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[0]
    SLICE_X39Y54         LUT5 (Prop_lut5_I3_O)        0.045     6.033 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.033    main_i/Pipelining_Execution_0/U0/Operand1[2]
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.019    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y54         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C
                         clock pessimism              0.555     3.574    
                         clock uncertainty            0.187     3.760    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.091     3.851    main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.851    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.188ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@2.500ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.403%)  route 0.325ns (63.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 3.021 - 2.500 ) 
    Source Clock Delay      (SCD):    0.531ns = ( 5.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.787     4.641    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.686 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.258     4.944    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.970 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.562     5.531    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X28Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     5.672 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.325     5.997    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.045     6.042 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     6.042    main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1_n_0
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.832     3.021    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
                         clock pessimism              0.555     3.576    
                         clock uncertainty            0.187     3.762    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.092     3.854    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  2.188    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_UART_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.061ns  (logic 4.039ns (50.112%)  route 4.021ns (49.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/TX_UART_0/U0/clk
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDSE (Prop_fdse_C_Q)         0.518    -0.382 r  main_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=1, routed)           4.021     3.640    TX_UART_OUT_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     7.161 r  TX_UART_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.161    TX_UART_OUT
    D10                                                               r  TX_UART_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_UART_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.386ns (50.657%)  route 1.350ns (49.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDSE (Prop_fdse_C_Q)         0.164    -0.418 r  main_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=1, routed)           1.350     0.932    TX_UART_OUT_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.154 r  TX_UART_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.154    TX_UART_OUT
    D10                                                               r  TX_UART_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_UART_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.061ns  (logic 4.039ns (50.112%)  route 4.021ns (49.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.567    -0.900    main_i/TX_UART_0/U0/clk
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDSE (Prop_fdse_C_Q)         0.518    -0.382 r  main_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=1, routed)           4.021     3.640    TX_UART_OUT_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     7.161 r  TX_UART_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.161    TX_UART_OUT
    D10                                                               r  TX_UART_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_UART_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.386ns (50.657%)  route 1.350ns (49.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.565    -0.582    main_i/TX_UART_0/U0/clk
    SLICE_X30Y44         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDSE (Prop_fdse_C_Q)         0.164    -0.418 r  main_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=1, routed)           1.350     0.932    TX_UART_OUT_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.154 r  TX_UART_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.154    TX_UART_OUT
    D10                                                               r  TX_UART_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 4.119ns (61.760%)  route 2.551ns (38.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.555     4.425    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X41Y50         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.419     4.844 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/Q
                         net (fo=1, routed)           2.551     7.395    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.700    11.095 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    11.095    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.408ns (64.692%)  route 0.769ns (35.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X41Y50         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.128     3.044 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/Q
                         net (fo=1, routed)           0.769     3.813    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.280     5.093 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.093    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 4.119ns (61.760%)  route 2.551ns (38.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.946    -1.724 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     0.033 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.061     2.094    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.218 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.556     2.774    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.870 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.555     4.425    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X41Y50         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.419     4.844 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/Q
                         net (fo=1, routed)           2.551     7.395    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.700    11.095 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    11.095    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.408ns (64.692%)  route 0.769ns (35.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.356     0.841 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.353 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.724     2.078    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.206     2.328    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.354 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.562     2.916    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X41Y50         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.128     3.044 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/Q
                         net (fo=1, routed)           0.769     3.813    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.280     5.093 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.093    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX_UART_IN
                            (input port)
  Destination:            main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 1.539ns (27.484%)  route 4.060ns (72.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX_UART_IN (IN)
                         net (fo=0)                   0.000     0.000    RX_UART_IN
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  RX_UART_IN_IBUF_inst/O
                         net (fo=1, routed)           4.060     5.599    main_i/RX_UART_0/U0/rx_serial_input
    SLICE_X32Y43         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.448    -1.503    main_i/RX_UART_0/U0/clk
    SLICE_X32Y43         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX_UART_IN
                            (input port)
  Destination:            main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.053ns  (logic 0.306ns (14.905%)  route 1.747ns (85.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX_UART_IN (IN)
                         net (fo=0)                   0.000     0.000    RX_UART_IN
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  RX_UART_IN_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.053    main_i/RX_UART_0/U0/rx_serial_input
    SLICE_X32Y43         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/RX_UART_0/U0/clk
    SLICE_X32Y43         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX_UART_IN
                            (input port)
  Destination:            main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 1.539ns (27.484%)  route 4.060ns (72.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX_UART_IN (IN)
                         net (fo=0)                   0.000     0.000    RX_UART_IN
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  RX_UART_IN_IBUF_inst/O
                         net (fo=1, routed)           4.060     5.599    main_i/RX_UART_0/U0/rx_serial_input
    SLICE_X32Y43         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         1.448    -1.503    main_i/RX_UART_0/U0/clk
    SLICE_X32Y43         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX_UART_IN
                            (input port)
  Destination:            main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.053ns  (logic 0.306ns (14.905%)  route 1.747ns (85.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX_UART_IN (IN)
                         net (fo=0)                   0.000     0.000    RX_UART_IN
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  RX_UART_IN_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.053    main_i/RX_UART_0/U0/rx_serial_input
    SLICE_X32Y43         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=101, routed)         0.834    -0.821    main_i/RX_UART_0/U0/clk
    SLICE_X32Y43         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.467ns (17.117%)  route 7.102ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.102     8.569    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y50         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.467ns (17.117%)  route 7.102ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.102     8.569    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y50         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.467ns (17.117%)  route 7.102ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.102     8.569    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y50         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.467ns (17.117%)  route 7.102ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.102     8.569    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y50         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.467ns (18.119%)  route 6.629ns (81.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.629     8.096    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y49         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.445     1.281    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.467ns (18.119%)  route 6.629ns (81.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.629     8.096    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y49         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.445     1.281    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.467ns (18.119%)  route 6.629ns (81.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.629     8.096    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y49         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.445     1.281    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.467ns (18.119%)  route 6.629ns (81.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.629     8.096    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y49         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.445     1.281    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.467ns (19.231%)  route 6.160ns (80.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.160     7.627    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y51         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.467ns (19.231%)  route 6.160ns (80.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.160     7.627    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y51         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.235ns (9.130%)  route 2.337ns (90.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.337     2.572    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y52         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.235ns (9.130%)  route 2.337ns (90.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.337     2.572    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y52         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.235ns (9.130%)  route 2.337ns (90.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.337     2.572    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y52         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.235ns (9.130%)  route 2.337ns (90.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.337     2.572    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y52         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0_1

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.467ns (17.117%)  route 7.102ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.102     8.569    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y50         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.467ns (17.117%)  route 7.102ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.102     8.569    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y50         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.467ns (17.117%)  route 7.102ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.102     8.569    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y50         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.467ns (17.117%)  route 7.102ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.102     8.569    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y50         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y50         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.467ns (18.119%)  route 6.629ns (81.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.629     8.096    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y49         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.445     1.281    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.467ns (18.119%)  route 6.629ns (81.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.629     8.096    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y49         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.445     1.281    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.467ns (18.119%)  route 6.629ns (81.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.629     8.096    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y49         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.445     1.281    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.467ns (18.119%)  route 6.629ns (81.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.629     8.096    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y49         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.445     1.281    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y49         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.467ns (19.231%)  route 6.160ns (80.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.160     7.627    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y51         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/CLR
                            (recovery check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 1.467ns (19.231%)  route 6.160ns (80.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         6.160     7.627    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y51         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.978    -0.973    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.873 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.618    -0.255    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.164 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         1.435     1.270    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y51         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.235ns (9.130%)  route 2.337ns (90.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.337     2.572    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y52         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.235ns (9.130%)  route 2.337ns (90.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.337     2.572    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y52         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.235ns (9.130%)  route 2.337ns (90.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.337     2.572    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y52         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.235ns (9.130%)  route 2.337ns (90.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.337     2.572    main_i/ProgramCounter_0/U0/Reset
    SLICE_X34Y52         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.829     0.659    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X34Y52         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/CLR
                            (removal check against rising-edge clock InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.235ns (9.016%)  route 2.370ns (90.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.370     2.604    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X40Y51         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107    -0.547    main_i/ClockDisabler_0/InstrExec_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.491 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=1, routed)           0.292    -0.199    main_i/ClockDisabler_0/InstrExec_CLK_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  main_i/ClockDisabler_0/InstrExec_CLK_out_BUFG_inst/O
                         net (fo=345, routed)         0.832     0.661    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X40Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.484ns  (logic 1.467ns (15.467%)  route 8.017ns (84.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 3.532 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         8.017     9.484    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X46Y49         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.449     3.532    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X46Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.248ns  (logic 1.467ns (15.862%)  route 7.781ns (84.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.781     9.248    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y55         FDCE                                         f  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.248ns  (logic 1.467ns (15.862%)  route 7.781ns (84.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.781     9.248    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y55         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.248ns  (logic 1.467ns (15.862%)  route 7.781ns (84.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.781     9.248    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X40Y55         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.243ns  (logic 1.467ns (15.869%)  route 7.776ns (84.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.776     9.243    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X41Y55         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/write_address_s_reg[0]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.168ns  (logic 1.467ns (16.000%)  route 7.701ns (84.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 3.532 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.701     9.168    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X44Y49         FDCE                                         f  main_i/Pipelining_Execution_0/U0/write_address_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.449     3.532    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.168ns  (logic 1.467ns (16.000%)  route 7.701ns (84.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 3.532 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.701     9.168    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X44Y49         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.449     3.532    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X44Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.048ns  (logic 1.467ns (16.211%)  route 7.581ns (83.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 3.520 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.581     9.048    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X42Y50         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     3.520    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.048ns  (logic 1.467ns (16.211%)  route 7.581ns (83.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 3.520 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.581     9.048    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X42Y50         FDCE                                         f  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     3.520    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/write_address_s_reg[3]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.048ns  (logic 1.467ns (16.211%)  route 7.581ns (83.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 3.520 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.581     9.048    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X42Y50         FDCE                                         f  main_i/Pipelining_Execution_0/U0/write_address_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     3.520    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[13]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.162ns  (logic 0.235ns (10.862%)  route 1.927ns (89.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.015 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         1.927     2.162    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X37Y62         FDCE                                         f  main_i/Pipelining_Execution_0/U0/immediate_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.825     3.015    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X37Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.228ns  (logic 0.235ns (10.540%)  route 1.993ns (89.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 3.017 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         1.993     2.228    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X39Y61         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.017    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.229ns  (logic 0.235ns (10.534%)  route 1.994ns (89.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns = ( 3.016 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         1.994     2.229    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X41Y62         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.016    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.235ns (10.513%)  route 1.999ns (89.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns = ( 3.016 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         1.999     2.234    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y62         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.016    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.259ns  (logic 0.235ns (10.394%)  route 2.024ns (89.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.015 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.024     2.259    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X39Y62         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.825     3.015    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.270ns  (logic 0.235ns (10.342%)  route 2.036ns (89.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 3.017 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.036     2.270    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X39Y60         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.017    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.270ns  (logic 0.235ns (10.342%)  route 2.036ns (89.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 3.017 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.036     2.270    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X39Y60         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.017    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.308ns  (logic 0.235ns (10.173%)  route 2.073ns (89.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns = ( 3.018 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.073     2.308    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y61         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.018    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[12]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.308ns  (logic 0.235ns (10.173%)  route 2.073ns (89.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns = ( 3.018 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.073     2.308    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y61         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.018    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[14]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.308ns  (logic 0.235ns (10.173%)  route 2.073ns (89.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns = ( 3.018 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.073     2.308    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y61         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.018    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.484ns  (logic 1.467ns (15.467%)  route 8.017ns (84.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 3.532 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         8.017     9.484    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X46Y49         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.449     3.532    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X46Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.248ns  (logic 1.467ns (15.862%)  route 7.781ns (84.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.781     9.248    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y55         FDCE                                         f  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.248ns  (logic 1.467ns (15.862%)  route 7.781ns (84.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.781     9.248    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y55         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.248ns  (logic 1.467ns (15.862%)  route 7.781ns (84.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.781     9.248    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X40Y55         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X40Y55         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.243ns  (logic 1.467ns (15.869%)  route 7.776ns (84.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.019ns = ( 3.519 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.776     9.243    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X41Y55         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.437     3.519    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y55         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/write_address_s_reg[0]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.168ns  (logic 1.467ns (16.000%)  route 7.701ns (84.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 3.532 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.701     9.168    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X44Y49         FDCE                                         f  main_i/Pipelining_Execution_0/U0/write_address_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.449     3.532    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X44Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.168ns  (logic 1.467ns (16.000%)  route 7.701ns (84.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 3.532 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.701     9.168    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X44Y49         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.449     3.532    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X44Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.048ns  (logic 1.467ns (16.211%)  route 7.581ns (83.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 3.520 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.581     9.048    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X42Y50         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     3.520    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.048ns  (logic 1.467ns (16.211%)  route 7.581ns (83.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 3.520 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.581     9.048    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X42Y50         FDCE                                         f  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     3.520    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/write_address_s_reg[3]/CLR
                            (recovery check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.048ns  (logic 1.467ns (16.211%)  route 7.581ns (83.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 3.520 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         7.581     9.048    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X42Y50         FDCE                                         f  main_i/Pipelining_Execution_0/U0/write_address_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.204    -2.124 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -0.452 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.843     1.392    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.492 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.500     1.991    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.082 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         1.438     3.520    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X42Y50         FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[13]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.162ns  (logic 0.235ns (10.862%)  route 1.927ns (89.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.015 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         1.927     2.162    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X37Y62         FDCE                                         f  main_i/Pipelining_Execution_0/U0/immediate_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.825     3.015    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X37Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.228ns  (logic 0.235ns (10.540%)  route 1.993ns (89.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 3.017 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         1.993     2.228    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X39Y61         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.017    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.229ns  (logic 0.235ns (10.534%)  route 1.994ns (89.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns = ( 3.016 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         1.994     2.229    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X41Y62         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.016    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X41Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.235ns (10.513%)  route 1.999ns (89.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns = ( 3.016 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         1.999     2.234    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y62         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.016    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.259ns  (logic 0.235ns (10.394%)  route 2.024ns (89.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.015 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.024     2.259    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X39Y62         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.825     3.015    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y62         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.270ns  (logic 0.235ns (10.342%)  route 2.036ns (89.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 3.017 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.036     2.270    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X39Y60         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.017    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.270ns  (logic 0.235ns (10.342%)  route 2.036ns (89.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 3.017 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.036     2.270    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X39Y60         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.827     3.017    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X39Y60         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.308ns  (logic 0.235ns (10.173%)  route 2.073ns (89.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns = ( 3.018 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.073     2.308    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y61         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.018    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[12]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.308ns  (logic 0.235ns (10.173%)  route 2.073ns (89.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns = ( 3.018 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.073     2.308    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y61         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.018    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[14]/CLR
                            (removal check against rising-edge clock InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.308ns  (logic 0.235ns (10.173%)  route 2.073ns (89.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns = ( 3.018 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         2.073     2.308    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X40Y61         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.138     0.287 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.845 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.029     1.875    main_i/ClockDisabler_0/InstrLoad_CLK_in
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.931 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=1, routed)           0.230     2.160    main_i/ClockDisabler_0/InstrLoad_CLK_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.189 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_BUFG_inst/O
                         net (fo=168, routed)         0.829     3.018    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X40Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[14]/C





