{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647827626376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647827626377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 10:53:46 2022 " "Processing started: Mon Mar 21 10:53:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647827626377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827626377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addr -c addr " "Command: quartus_map --read_settings_files=on --write_settings_files=off addr -c addr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827626377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647827626497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647827626497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/addr_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/addr_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_master-rtl " "Found design unit 1: addr_master-rtl" {  } { { "src/addr_master.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_master.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647827630749 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_master " "Found entity 1: addr_master" {  } { { "src/addr_master.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647827630749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/addr_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/addr_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_slave-behaviour " "Found design unit 1: addr_slave-behaviour" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647827630750 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_slave " "Found entity 1: addr_slave" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647827630750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addr_slave " "Elaborating entity \"addr_slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647827630768 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_data addr_slave.vhd(67) " "VHDL Process Statement warning at addr_slave.vhd(67): inferring latch(es) for signal or variable \"temp_data\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_addr addr_slave.vhd(67) " "VHDL Process Statement warning at addr_slave.vhd(67): inferring latch(es) for signal or variable \"temp_addr\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_byte addr_slave.vhd(67) " "VHDL Process Statement warning at addr_slave.vhd(67): inferring latch(es) for signal or variable \"temp_byte\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_burst addr_slave.vhd(67) " "VHDL Process Statement warning at addr_slave.vhd(67): inferring latch(es) for signal or variable \"temp_burst\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_s0_waitrequest addr_slave.vhd(67) " "VHDL Process Statement warning at addr_slave.vhd(67): inferring latch(es) for signal or variable \"avs_s0_waitrequest\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "go addr_slave.vhd(67) " "VHDL Process Statement warning at addr_slave.vhd(67): inferring latch(es) for signal or variable \"go\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wait_sig addr_slave.vhd(148) " "VHDL Process Statement warning at addr_slave.vhd(148): inferring latch(es) for signal or variable \"wait_sig\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_m0_write addr_slave.vhd(148) " "VHDL Process Statement warning at addr_slave.vhd(148): inferring latch(es) for signal or variable \"avm_m0_write\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_m0_writedata addr_slave.vhd(148) " "VHDL Process Statement warning at addr_slave.vhd(148): inferring latch(es) for signal or variable \"avm_m0_writedata\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_m0_address addr_slave.vhd(148) " "VHDL Process Statement warning at addr_slave.vhd(148): inferring latch(es) for signal or variable \"avm_m0_address\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_m0_burstcount addr_slave.vhd(148) " "VHDL Process Statement warning at addr_slave.vhd(148): inferring latch(es) for signal or variable \"avm_m0_burstcount\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avm_m0_byteenable addr_slave.vhd(148) " "VHDL Process Statement warning at addr_slave.vhd(148): inferring latch(es) for signal or variable \"avm_m0_byteenable\", which holds its previous value in one or more paths through the process" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647827630769 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_byteenable\[0\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_byteenable\[0\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_byteenable\[1\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_byteenable\[1\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_byteenable\[2\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_byteenable\[2\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_byteenable\[3\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_byteenable\[3\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_burstcount\[0\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_burstcount\[0\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_burstcount\[1\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_burstcount\[1\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_burstcount\[2\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_burstcount\[2\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_burstcount\[3\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_burstcount\[3\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[0\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[0\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[1\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[1\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[2\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[2\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630770 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[3\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[3\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[4\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[4\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[5\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[5\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[6\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[6\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[7\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[7\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[8\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[8\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[9\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[9\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[10\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[10\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_address\[11\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_address\[11\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[0\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[0\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[1\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[1\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[2\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[2\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[3\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[3\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[4\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[4\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[5\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[5\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[6\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[6\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[7\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[7\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[8\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[8\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[9\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[9\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[10\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[10\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[11\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[11\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[12\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[12\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[13\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[13\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[14\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[14\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[15\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[15\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[16\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[16\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[17\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[17\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630771 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[18\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[18\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[19\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[19\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[20\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[20\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[21\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[21\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[22\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[22\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[23\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[23\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[24\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[24\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[25\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[25\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[26\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[26\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[27\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[27\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[28\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[28\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[29\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[29\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[30\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[30\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_writedata\[31\] addr_slave.vhd(148) " "Inferred latch for \"avm_m0_writedata\[31\]\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avm_m0_write addr_slave.vhd(148) " "Inferred latch for \"avm_m0_write\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_sig addr_slave.vhd(148) " "Inferred latch for \"wait_sig\" at addr_slave.vhd(148)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "go addr_slave.vhd(67) " "Inferred latch for \"go\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_waitrequest addr_slave.vhd(67) " "Inferred latch for \"avs_s0_waitrequest\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_burst\[0\] addr_slave.vhd(67) " "Inferred latch for \"temp_burst\[0\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_burst\[1\] addr_slave.vhd(67) " "Inferred latch for \"temp_burst\[1\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_burst\[2\] addr_slave.vhd(67) " "Inferred latch for \"temp_burst\[2\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_burst\[3\] addr_slave.vhd(67) " "Inferred latch for \"temp_burst\[3\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_byte\[0\] addr_slave.vhd(67) " "Inferred latch for \"temp_byte\[0\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_byte\[1\] addr_slave.vhd(67) " "Inferred latch for \"temp_byte\[1\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630772 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_byte\[2\] addr_slave.vhd(67) " "Inferred latch for \"temp_byte\[2\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_byte\[3\] addr_slave.vhd(67) " "Inferred latch for \"temp_byte\[3\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[0\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[0\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[1\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[1\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[2\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[2\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[3\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[3\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[4\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[4\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[5\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[5\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[6\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[6\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[7\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[7\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[8\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[8\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[9\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[9\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[10\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[10\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_addr\[11\] addr_slave.vhd(67) " "Inferred latch for \"temp_addr\[11\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[0\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[0\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[1\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[1\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[2\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[2\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[3\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[3\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[4\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[4\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[5\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[5\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[6\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[6\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[7\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[7\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[8\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[8\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[9\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[9\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[10\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[10\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[11\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[11\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[12\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[12\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630773 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[13\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[13\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[14\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[14\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[15\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[15\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[16\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[16\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[17\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[17\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[18\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[18\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[19\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[19\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[20\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[20\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[21\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[21\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[22\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[22\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[23\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[23\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[24\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[24\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[25\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[25\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[26\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[26\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[27\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[27\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[28\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[28\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[29\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[29\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[30\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[30\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[31\] addr_slave.vhd(67) " "Inferred latch for \"temp_data\[31\]\" at addr_slave.vhd(67)" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827630774 "|addr_slave"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "go " "LATCH primitive \"go\" is permanently enabled" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647827630922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avm_m0_write\$latch " "Latch avm_m0_write\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA m0_state.STATE_PUSH_m0 " "Ports D and ENA on the latch are fed by the same signal m0_state.STATE_PUSH_m0" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630988 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[0\] " "Latch temp_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630988 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[1\] " "Latch temp_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630988 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[2\] " "Latch temp_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630988 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[3\] " "Latch temp_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630988 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[4\] " "Latch temp_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630988 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[5\] " "Latch temp_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630988 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[6\] " "Latch temp_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[7\] " "Latch temp_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[8\] " "Latch temp_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[9\] " "Latch temp_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[10\] " "Latch temp_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_addr\[11\] " "Latch temp_addr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_burst\[0\] " "Latch temp_burst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_burst\[1\] " "Latch temp_burst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_burst\[2\] " "Latch temp_burst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_burst\[3\] " "Latch temp_burst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_byte\[0\] " "Latch temp_byte\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_byte\[1\] " "Latch temp_byte\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_byte\[2\] " "Latch temp_byte\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_byte\[3\] " "Latch temp_byte\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[0\] " "Latch temp_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[1\] " "Latch temp_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[2\] " "Latch temp_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[3\] " "Latch temp_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[4\] " "Latch temp_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[5\] " "Latch temp_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[6\] " "Latch temp_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[7\] " "Latch temp_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[8\] " "Latch temp_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[9\] " "Latch temp_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[10\] " "Latch temp_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[11\] " "Latch temp_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630989 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[12\] " "Latch temp_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[13\] " "Latch temp_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[14\] " "Latch temp_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[15\] " "Latch temp_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[16\] " "Latch temp_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[17\] " "Latch temp_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[18\] " "Latch temp_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[19\] " "Latch temp_data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[20\] " "Latch temp_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[21\] " "Latch temp_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[22\] " "Latch temp_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[23\] " "Latch temp_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[24\] " "Latch temp_data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[25\] " "Latch temp_data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[26\] " "Latch temp_data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[27\] " "Latch temp_data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[28\] " "Latch temp_data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[29\] " "Latch temp_data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[30\] " "Latch temp_data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_data\[31\] " "Latch temp_data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0_state.STATE_IDLE " "Ports D and ENA on the latch are fed by the same signal s0_state.STATE_IDLE" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647827630990 ""}  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647827630990 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_waitrequest GND " "Pin \"avs_s0_waitrequest\" is stuck at GND" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647827630996 "|addr_slave|avs_s0_waitrequest"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647827630996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647827631036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647827631155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647827631155 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avm_m0_waitrequest " "No output dependent on input pin \"avm_m0_waitrequest\"" {  } { { "src/addr_slave.vhd" "" { Text "/home/hws_master/np_con/address_test/src/addr_slave.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647827631172 "|addr_slave|avm_m0_waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647827631172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647827631173 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647827631173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647827631173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647827631173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647827631177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 10:53:51 2022 " "Processing ended: Mon Mar 21 10:53:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647827631177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647827631177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647827631177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647827631177 ""}
