{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 14:24:44 2023 " "Info: Processing started: Sun Aug 27 14:24:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TopLevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Info: Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/testbench.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Receiver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file UART_Receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Info: Found entity 1: UART_Receiver" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Transmitter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file UART_Transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Transmitter " "Info: Found entity 1: UART_Transmitter" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Transmitter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Info: Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver UART_Receiver:u1 " "Info: Elaborating entity \"UART_Receiver\" for hierarchy \"UART_Receiver:u1\"" {  } { { "TopLevel.v" "u1" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_Receiver.v(32) " "Warning (10230): Verilog HDL assignment warning at UART_Receiver.v(32): truncated value with size 32 to match size of target (3)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_counter UART_Receiver.v(18) " "Warning (10240): Verilog HDL Always Construct warning at UART_Receiver.v(18): inferring latch(es) for variable \"bit_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_reg UART_Receiver.v(18) " "Warning (10240): Verilog HDL Always Construct warning at UART_Receiver.v(18): inferring latch(es) for variable \"shift_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "parity_bit UART_Receiver.v(18) " "Warning (10240): Verilog HDL Always Construct warning at UART_Receiver.v(18): inferring latch(es) for variable \"parity_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[0\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[0\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[1\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[1\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[2\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[2\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[3\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[3\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[4\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[4\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[5\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[5\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[6\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"shift_reg\[6\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[0\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"bit_counter\[0\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[1\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"bit_counter\[1\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_counter\[2\] UART_Receiver.v(18) " "Info (10041): Inferred latch for \"bit_counter\[2\]\" at UART_Receiver.v(18)" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_Receiver:u1\|state~5 " "Info: Register \"UART_Receiver:u1\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_Receiver:u1\|state~6 " "Info: Register \"UART_Receiver:u1\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_Receiver:u1\|state~7 " "Info: Register \"UART_Receiver:u1\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Info: Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 14:24:44 2023 " "Info: Processing ended: Sun Aug 27 14:24:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
