Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec 14 17:14:25 2024
| Host         : IT-RDIA running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |              43 |           14 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              29 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+--------------------------------------------------------+----------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                      Enable Signal                     |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+--------------------------------------------------+--------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  uart_instance/Rx/FSM_Rx/fetch_data_reg_i_1_n_0  |                                                        |                                              |                1 |              1 |
|  uart_instance/baud_gen/slower_clk/trigger_reg_0 |                                                        | uart_instance/baud_gen/faster_clk/CPU_RESETN |                1 |              3 |
|  uart_instance/baud_gen/slower_clk/trigger_reg_0 | uart_instance/Tx/a1/FSM_sequential_p_state_reg[0]_0[0] | uart_instance/baud_gen/faster_clk/CPU_RESETN |                1 |              4 |
|  uart_instance/baud_gen/faster_clk/CLK           | uart_instance/Rx/FSM_Rx/E[0]                           | uart_instance/Rx/FSM_Rx/CPU_RESETN           |                1 |              4 |
|  uart_instance/baud_gen/faster_clk/CLK           | uart_instance/Rx/Rx/clks_counter/E[0]                  | uart_instance/Rx/FSM_Rx/CPU_RESETN           |                2 |              4 |
|  uart_instance/baud_gen/faster_clk/CLK           |                                                        | uart_instance/baud_gen/faster_clk/CPU_RESETN |                2 |              6 |
|  uart_instance/baud_gen/slower_clk/trigger_reg_0 | uart_instance/Tx/a1/E[0]                               | uart_instance/baud_gen/faster_clk/CPU_RESETN |                2 |              8 |
|  uart_instance/Rx/FSM_Rx/n_state__0              |                                                        |                                              |                4 |              9 |
|  uart_instance/baud_gen/faster_clk/CLK           | uart_instance/Rx/Rx/clks_counter/E[0]                  | uart_instance/baud_gen/faster_clk/CPU_RESETN |                3 |              9 |
|  CLK100MHZ_IBUF_BUFG                             |                                                        | uart_instance/baud_gen/faster_clk/CPU_RESETN |               16 |             54 |
+--------------------------------------------------+--------------------------------------------------------+----------------------------------------------+------------------+----------------+


