INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_Decision_top -prj Decision.prj --initfile /opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Decision 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/Decision_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decision_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/Decision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decision
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/Decision_recentdatapoints_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decision_recentdatapoints_data_ram
INFO: [VRFC 10-311] analyzing module Decision_recentdatapoints_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/Decision_recentVBools_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decision_recentVBools_data_ram
INFO: [VRFC 10-311] analyzing module Decision_recentVBools_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/Decision.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Decision_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/Decision.autotb.v:155]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/Decision.autotb.v:156]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/Decision.autotb.v:161]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decision_recentdatapoints_data_r...
Compiling module xil_defaultlib.Decision_recentdatapoints_data(D...
Compiling module xil_defaultlib.Decision_recentVBools_data_ram
Compiling module xil_defaultlib.Decision_recentVBools_data(DataW...
Compiling module xil_defaultlib.Decision_AXILiteS_s_axi(C_S_AXI_...
Compiling module xil_defaultlib.Decision_default
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_Decision_top
Built simulation snapshot Decision
