 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : core
Version: U-2022.12
Date   : Tue Apr 23 22:54:35 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: y_axis_reg[0]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: y_axis_reg[6]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               G200K                 fsa0m_a_generic_core_tt1p8v25c
  core_DW01_inc_0_DW01_inc_2
                     enG5K                 fsa0m_a_generic_core_tt1p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  y_axis_reg[0]/CK (QDFFRBN)                              0.00       0.50 r
  y_axis_reg[0]/Q (QDFFRBN)                               0.35       0.85 f
  U8721/O (BUF1CK)                                        0.28       1.14 f
  U8144/O (BUF1CK)                                        0.33       1.47 f
  r3725/A[0] (core_DW01_inc_0_DW01_inc_2)                 0.00       1.47 f
  r3725/U1_1_1/C (HA1)                                    0.25       1.71 f
  r3725/U1_1_2/C (HA1)                                    0.18       1.89 f
  r3725/U1_1_3/C (HA1)                                    0.18       2.07 f
  r3725/U1_1_4/C (HA1)                                    0.18       2.24 f
  r3725/U1_1_5/C (HA1)                                    0.17       2.41 f
  r3725/U2/O (XOR2HS)                                     0.16       2.58 f
  r3725/SUM[6] (core_DW01_inc_0_DW01_inc_2)               0.00       2.58 f
  U8173/O (MOAI1S)                                        0.28       2.86 f
  y_axis_reg[6]/D (QDFFRBN)                               0.00       2.86 f
  data arrival time                                                  2.86

  clock i_clk (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  y_axis_reg[6]/CK (QDFFRBN)                              0.00      10.40 r
  library setup time                                     -0.09      10.31
  data required time                                                10.31
  --------------------------------------------------------------------------
  data required time                                                10.31
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        7.45


1
