#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e579e4fe90 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001e579ecee30_0 .net "PC", 31 0, v000001e579ec9290_0;  1 drivers
v000001e579ecd0d0_0 .var "clk", 0 0;
v000001e579ece750_0 .net "clkout", 0 0, L_000001e579e8e110;  1 drivers
v000001e579ecd350_0 .net "cycles_consumed", 31 0, v000001e579ecd850_0;  1 drivers
v000001e579eceed0_0 .var "rst", 0 0;
S_000001e579e501b0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001e579e4fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e579e6ed80 .param/l "RType" 0 4 2, C4<000000>;
P_000001e579e6edb8 .param/l "add" 0 4 5, C4<100000>;
P_000001e579e6edf0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e579e6ee28 .param/l "addu" 0 4 5, C4<100001>;
P_000001e579e6ee60 .param/l "and_" 0 4 5, C4<100100>;
P_000001e579e6ee98 .param/l "andi" 0 4 8, C4<001100>;
P_000001e579e6eed0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e579e6ef08 .param/l "bne" 0 4 10, C4<000101>;
P_000001e579e6ef40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e579e6ef78 .param/l "j" 0 4 12, C4<000010>;
P_000001e579e6efb0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e579e6efe8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e579e6f020 .param/l "lw" 0 4 8, C4<100011>;
P_000001e579e6f058 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e579e6f090 .param/l "or_" 0 4 5, C4<100101>;
P_000001e579e6f0c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e579e6f100 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e579e6f138 .param/l "sll" 0 4 6, C4<000000>;
P_000001e579e6f170 .param/l "slt" 0 4 5, C4<101010>;
P_000001e579e6f1a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e579e6f1e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e579e6f218 .param/l "sub" 0 4 5, C4<100010>;
P_000001e579e6f250 .param/l "subu" 0 4 5, C4<100011>;
P_000001e579e6f288 .param/l "sw" 0 4 8, C4<101011>;
P_000001e579e6f2c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e579e6f2f8 .param/l "xori" 0 4 8, C4<001110>;
L_000001e579e8e340 .functor NOT 1, v000001e579eceed0_0, C4<0>, C4<0>, C4<0>;
L_000001e579e8e570 .functor NOT 1, v000001e579eceed0_0, C4<0>, C4<0>, C4<0>;
L_000001e579e8e6c0 .functor NOT 1, v000001e579eceed0_0, C4<0>, C4<0>, C4<0>;
L_000001e579e8e960 .functor NOT 1, v000001e579eceed0_0, C4<0>, C4<0>, C4<0>;
L_000001e579e8de70 .functor NOT 1, v000001e579eceed0_0, C4<0>, C4<0>, C4<0>;
L_000001e579e8e8f0 .functor NOT 1, v000001e579eceed0_0, C4<0>, C4<0>, C4<0>;
L_000001e579e8e3b0 .functor NOT 1, v000001e579eceed0_0, C4<0>, C4<0>, C4<0>;
L_000001e579e8e180 .functor NOT 1, v000001e579eceed0_0, C4<0>, C4<0>, C4<0>;
L_000001e579e8e110 .functor OR 1, v000001e579ecd0d0_0, v000001e579e58730_0, C4<0>, C4<0>;
L_000001e579e8e5e0 .functor OR 1, L_000001e579f174b0, L_000001e579f18090, C4<0>, C4<0>;
L_000001e579e8e810 .functor AND 1, L_000001e579f18130, L_000001e579f177d0, C4<1>, C4<1>;
L_000001e579e8dfc0 .functor NOT 1, v000001e579eceed0_0, C4<0>, C4<0>, C4<0>;
L_000001e579e8dd90 .functor OR 1, L_000001e579f17ff0, L_000001e579f18ef0, C4<0>, C4<0>;
L_000001e579e8e730 .functor OR 1, L_000001e579e8dd90, L_000001e579f172d0, C4<0>, C4<0>;
L_000001e579e8dc40 .functor OR 1, L_000001e579f170f0, L_000001e579f29bb0, C4<0>, C4<0>;
L_000001e579e8e880 .functor AND 1, L_000001e579f184f0, L_000001e579e8dc40, C4<1>, C4<1>;
L_000001e579e8de00 .functor OR 1, L_000001e579f2a790, L_000001e579f2a290, C4<0>, C4<0>;
L_000001e579e8eab0 .functor AND 1, L_000001e579f2a010, L_000001e579e8de00, C4<1>, C4<1>;
L_000001e579e8e490 .functor NOT 1, L_000001e579e8e110, C4<0>, C4<0>, C4<0>;
v000001e579ec9b50_0 .net "ALUOp", 3 0, v000001e579e576f0_0;  1 drivers
v000001e579eca050_0 .net "ALUResult", 31 0, v000001e579ec9c90_0;  1 drivers
v000001e579ec86b0_0 .net "ALUSrc", 0 0, v000001e579e57fb0_0;  1 drivers
v000001e579e87550_0 .net "ALUin2", 31 0, L_000001e579f299d0;  1 drivers
v000001e579e89210_0 .net "MemReadEn", 0 0, v000001e579e58910_0;  1 drivers
v000001e579e87b90_0 .net "MemWriteEn", 0 0, v000001e579e58230_0;  1 drivers
v000001e579e892b0_0 .net "MemtoReg", 0 0, v000001e579e589b0_0;  1 drivers
v000001e579e87910_0 .net "PC", 31 0, v000001e579ec9290_0;  alias, 1 drivers
v000001e579e87e10_0 .net "PCPlus1", 31 0, L_000001e579f179b0;  1 drivers
v000001e579e87730_0 .net "PCsrc", 0 0, v000001e579ec9010_0;  1 drivers
v000001e579e883b0_0 .net "RegDst", 0 0, v000001e579e56cf0_0;  1 drivers
v000001e579e87eb0_0 .net "RegWriteEn", 0 0, v000001e579e580f0_0;  1 drivers
v000001e579e875f0_0 .net "WriteRegister", 4 0, L_000001e579f181d0;  1 drivers
v000001e579e87c30_0 .net *"_ivl_0", 0 0, L_000001e579e8e340;  1 drivers
L_000001e579ecf040 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e579e886d0_0 .net/2u *"_ivl_10", 4 0, L_000001e579ecf040;  1 drivers
L_000001e579ecf430 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579e87f50_0 .net *"_ivl_101", 15 0, L_000001e579ecf430;  1 drivers
v000001e579e877d0_0 .net *"_ivl_102", 31 0, L_000001e579f17550;  1 drivers
L_000001e579ecf478 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579e884f0_0 .net *"_ivl_105", 25 0, L_000001e579ecf478;  1 drivers
L_000001e579ecf4c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579e87690_0 .net/2u *"_ivl_106", 31 0, L_000001e579ecf4c0;  1 drivers
v000001e579e88ef0_0 .net *"_ivl_108", 0 0, L_000001e579f18130;  1 drivers
L_000001e579ecf508 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e579e88a90_0 .net/2u *"_ivl_110", 5 0, L_000001e579ecf508;  1 drivers
v000001e579e88770_0 .net *"_ivl_112", 0 0, L_000001e579f177d0;  1 drivers
v000001e579e889f0_0 .net *"_ivl_115", 0 0, L_000001e579e8e810;  1 drivers
v000001e579e88130_0 .net *"_ivl_116", 47 0, L_000001e579f17cd0;  1 drivers
L_000001e579ecf550 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579e88310_0 .net *"_ivl_119", 15 0, L_000001e579ecf550;  1 drivers
L_000001e579ecf088 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e579e87410_0 .net/2u *"_ivl_12", 5 0, L_000001e579ecf088;  1 drivers
v000001e579e87870_0 .net *"_ivl_120", 47 0, L_000001e579f18770;  1 drivers
L_000001e579ecf598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579e87d70_0 .net *"_ivl_123", 15 0, L_000001e579ecf598;  1 drivers
v000001e579e87ff0_0 .net *"_ivl_125", 0 0, L_000001e579f17a50;  1 drivers
v000001e579e879b0_0 .net *"_ivl_126", 31 0, L_000001e579f18270;  1 drivers
v000001e579e87cd0_0 .net *"_ivl_128", 47 0, L_000001e579f17e10;  1 drivers
v000001e579e88090_0 .net *"_ivl_130", 47 0, L_000001e579f17af0;  1 drivers
v000001e579e88810_0 .net *"_ivl_132", 47 0, L_000001e579f17b90;  1 drivers
v000001e579e890d0_0 .net *"_ivl_134", 47 0, L_000001e579f175f0;  1 drivers
v000001e579e88b30_0 .net *"_ivl_14", 0 0, L_000001e579ece890;  1 drivers
v000001e579e89170_0 .net *"_ivl_140", 0 0, L_000001e579e8dfc0;  1 drivers
L_000001e579ecf628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579e87a50_0 .net/2u *"_ivl_142", 31 0, L_000001e579ecf628;  1 drivers
L_000001e579ecf700 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e579e88590_0 .net/2u *"_ivl_146", 5 0, L_000001e579ecf700;  1 drivers
v000001e579e888b0_0 .net *"_ivl_148", 0 0, L_000001e579f17ff0;  1 drivers
L_000001e579ecf748 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e579e881d0_0 .net/2u *"_ivl_150", 5 0, L_000001e579ecf748;  1 drivers
v000001e579e88270_0 .net *"_ivl_152", 0 0, L_000001e579f18ef0;  1 drivers
v000001e579e88d10_0 .net *"_ivl_155", 0 0, L_000001e579e8dd90;  1 drivers
L_000001e579ecf790 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e579e88db0_0 .net/2u *"_ivl_156", 5 0, L_000001e579ecf790;  1 drivers
v000001e579e87af0_0 .net *"_ivl_158", 0 0, L_000001e579f172d0;  1 drivers
L_000001e579ecf0d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e579e88450_0 .net/2u *"_ivl_16", 4 0, L_000001e579ecf0d0;  1 drivers
v000001e579e88630_0 .net *"_ivl_161", 0 0, L_000001e579e8e730;  1 drivers
L_000001e579ecf7d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579e88950_0 .net/2u *"_ivl_162", 15 0, L_000001e579ecf7d8;  1 drivers
v000001e579e88bd0_0 .net *"_ivl_164", 31 0, L_000001e579f18310;  1 drivers
v000001e579e88c70_0 .net *"_ivl_167", 0 0, L_000001e579f17050;  1 drivers
v000001e579e88e50_0 .net *"_ivl_168", 15 0, L_000001e579f183b0;  1 drivers
v000001e579e88f90_0 .net *"_ivl_170", 31 0, L_000001e579f189f0;  1 drivers
v000001e579e89030_0 .net *"_ivl_174", 31 0, L_000001e579f18450;  1 drivers
L_000001e579ecf820 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579e874b0_0 .net *"_ivl_177", 25 0, L_000001e579ecf820;  1 drivers
L_000001e579ecf868 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecca60_0 .net/2u *"_ivl_178", 31 0, L_000001e579ecf868;  1 drivers
v000001e579ecb980_0 .net *"_ivl_180", 0 0, L_000001e579f184f0;  1 drivers
L_000001e579ecf8b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecbac0_0 .net/2u *"_ivl_182", 5 0, L_000001e579ecf8b0;  1 drivers
v000001e579ecc060_0 .net *"_ivl_184", 0 0, L_000001e579f170f0;  1 drivers
L_000001e579ecf8f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e579ecb480_0 .net/2u *"_ivl_186", 5 0, L_000001e579ecf8f8;  1 drivers
v000001e579ecc4c0_0 .net *"_ivl_188", 0 0, L_000001e579f29bb0;  1 drivers
v000001e579ecc880_0 .net *"_ivl_19", 4 0, L_000001e579ece930;  1 drivers
v000001e579ecc100_0 .net *"_ivl_191", 0 0, L_000001e579e8dc40;  1 drivers
v000001e579ecc920_0 .net *"_ivl_193", 0 0, L_000001e579e8e880;  1 drivers
L_000001e579ecf940 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e579ecb160_0 .net/2u *"_ivl_194", 5 0, L_000001e579ecf940;  1 drivers
v000001e579eccb00_0 .net *"_ivl_196", 0 0, L_000001e579f292f0;  1 drivers
L_000001e579ecf988 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e579ecc560_0 .net/2u *"_ivl_198", 31 0, L_000001e579ecf988;  1 drivers
L_000001e579eceff8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecbb60_0 .net/2u *"_ivl_2", 5 0, L_000001e579eceff8;  1 drivers
v000001e579ecbd40_0 .net *"_ivl_20", 4 0, L_000001e579ecd170;  1 drivers
v000001e579ecbf20_0 .net *"_ivl_200", 31 0, L_000001e579f2a6f0;  1 drivers
v000001e579ecce20_0 .net *"_ivl_204", 31 0, L_000001e579f294d0;  1 drivers
L_000001e579ecf9d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecb340_0 .net *"_ivl_207", 25 0, L_000001e579ecf9d0;  1 drivers
L_000001e579ecfa18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecb8e0_0 .net/2u *"_ivl_208", 31 0, L_000001e579ecfa18;  1 drivers
v000001e579ecba20_0 .net *"_ivl_210", 0 0, L_000001e579f2a010;  1 drivers
L_000001e579ecfa60 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e579eccba0_0 .net/2u *"_ivl_212", 5 0, L_000001e579ecfa60;  1 drivers
v000001e579ecc600_0 .net *"_ivl_214", 0 0, L_000001e579f2a790;  1 drivers
L_000001e579ecfaa8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e579ecc7e0_0 .net/2u *"_ivl_216", 5 0, L_000001e579ecfaa8;  1 drivers
v000001e579ecbc00_0 .net *"_ivl_218", 0 0, L_000001e579f2a290;  1 drivers
v000001e579ecc380_0 .net *"_ivl_221", 0 0, L_000001e579e8de00;  1 drivers
v000001e579ecb2a0_0 .net *"_ivl_223", 0 0, L_000001e579e8eab0;  1 drivers
L_000001e579ecfaf0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e579ecbca0_0 .net/2u *"_ivl_224", 5 0, L_000001e579ecfaf0;  1 drivers
v000001e579ecbde0_0 .net *"_ivl_226", 0 0, L_000001e579f2abf0;  1 drivers
v000001e579ecc9c0_0 .net *"_ivl_228", 31 0, L_000001e579f29890;  1 drivers
v000001e579ecbe80_0 .net *"_ivl_24", 0 0, L_000001e579e8e6c0;  1 drivers
L_000001e579ecf118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e579ecbfc0_0 .net/2u *"_ivl_26", 4 0, L_000001e579ecf118;  1 drivers
v000001e579eccc40_0 .net *"_ivl_29", 4 0, L_000001e579ecd2b0;  1 drivers
v000001e579ecb660_0 .net *"_ivl_32", 0 0, L_000001e579e8e960;  1 drivers
L_000001e579ecf160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e579eccce0_0 .net/2u *"_ivl_34", 4 0, L_000001e579ecf160;  1 drivers
v000001e579ecb520_0 .net *"_ivl_37", 4 0, L_000001e579ecd7b0;  1 drivers
v000001e579ecc1a0_0 .net *"_ivl_40", 0 0, L_000001e579e8de70;  1 drivers
L_000001e579ecf1a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecc240_0 .net/2u *"_ivl_42", 15 0, L_000001e579ecf1a8;  1 drivers
v000001e579ecc2e0_0 .net *"_ivl_45", 15 0, L_000001e579f17910;  1 drivers
v000001e579ecc420_0 .net *"_ivl_48", 0 0, L_000001e579e8e8f0;  1 drivers
v000001e579ecc6a0_0 .net *"_ivl_5", 5 0, L_000001e579ece7f0;  1 drivers
L_000001e579ecf1f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579eccd80_0 .net/2u *"_ivl_50", 36 0, L_000001e579ecf1f0;  1 drivers
L_000001e579ecf238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecc740_0 .net/2u *"_ivl_52", 31 0, L_000001e579ecf238;  1 drivers
v000001e579eccec0_0 .net *"_ivl_55", 4 0, L_000001e579f17370;  1 drivers
v000001e579ecb020_0 .net *"_ivl_56", 36 0, L_000001e579f17690;  1 drivers
v000001e579ecb5c0_0 .net *"_ivl_58", 36 0, L_000001e579f18a90;  1 drivers
v000001e579ecb0c0_0 .net *"_ivl_62", 0 0, L_000001e579e8e3b0;  1 drivers
L_000001e579ecf280 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecb200_0 .net/2u *"_ivl_64", 5 0, L_000001e579ecf280;  1 drivers
v000001e579ecb3e0_0 .net *"_ivl_67", 5 0, L_000001e579f17190;  1 drivers
v000001e579ecb700_0 .net *"_ivl_70", 0 0, L_000001e579e8e180;  1 drivers
L_000001e579ecf2c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecb7a0_0 .net/2u *"_ivl_72", 57 0, L_000001e579ecf2c8;  1 drivers
L_000001e579ecf310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579ecb840_0 .net/2u *"_ivl_74", 31 0, L_000001e579ecf310;  1 drivers
v000001e579ecdb70_0 .net *"_ivl_77", 25 0, L_000001e579f17eb0;  1 drivers
v000001e579ecebb0_0 .net *"_ivl_78", 57 0, L_000001e579f17410;  1 drivers
v000001e579ecd490_0 .net *"_ivl_8", 0 0, L_000001e579e8e570;  1 drivers
v000001e579ece9d0_0 .net *"_ivl_80", 57 0, L_000001e579f18810;  1 drivers
L_000001e579ecf358 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e579ecd5d0_0 .net/2u *"_ivl_84", 31 0, L_000001e579ecf358;  1 drivers
L_000001e579ecf3a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e579ecec50_0 .net/2u *"_ivl_88", 5 0, L_000001e579ecf3a0;  1 drivers
v000001e579ecd8f0_0 .net *"_ivl_90", 0 0, L_000001e579f174b0;  1 drivers
L_000001e579ecf3e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e579ecea70_0 .net/2u *"_ivl_92", 5 0, L_000001e579ecf3e8;  1 drivers
v000001e579ecdf30_0 .net *"_ivl_94", 0 0, L_000001e579f18090;  1 drivers
v000001e579ecdcb0_0 .net *"_ivl_97", 0 0, L_000001e579e8e5e0;  1 drivers
v000001e579ecde90_0 .net *"_ivl_98", 47 0, L_000001e579f18db0;  1 drivers
v000001e579eceb10_0 .net "adderResult", 31 0, L_000001e579f17870;  1 drivers
v000001e579ece390_0 .net "address", 31 0, L_000001e579f17730;  1 drivers
v000001e579ece430_0 .net "clk", 0 0, L_000001e579e8e110;  alias, 1 drivers
v000001e579ecd850_0 .var "cycles_consumed", 31 0;
v000001e579ecd990_0 .net "extImm", 31 0, L_000001e579f18c70;  1 drivers
v000001e579ece250_0 .net "funct", 5 0, L_000001e579f18b30;  1 drivers
v000001e579ecddf0_0 .net "hlt", 0 0, v000001e579e58730_0;  1 drivers
v000001e579ecdc10_0 .net "imm", 15 0, L_000001e579f18e50;  1 drivers
v000001e579eced90_0 .net "immediate", 31 0, L_000001e579f29930;  1 drivers
v000001e579ece610_0 .net "input_clk", 0 0, v000001e579ecd0d0_0;  1 drivers
v000001e579ece110_0 .net "instruction", 31 0, L_000001e579f186d0;  1 drivers
v000001e579ecdd50_0 .net "memoryReadData", 31 0, v000001e579ec9510_0;  1 drivers
v000001e579ece1b0_0 .net "nextPC", 31 0, L_000001e579f18bd0;  1 drivers
v000001e579ecdfd0_0 .net "opcode", 5 0, L_000001e579ecd030;  1 drivers
v000001e579ecd530_0 .net "rd", 4 0, L_000001e579ecd210;  1 drivers
v000001e579ecda30_0 .net "readData1", 31 0, L_000001e579e8e420;  1 drivers
v000001e579ece4d0_0 .net "readData1_w", 31 0, L_000001e579f2a0b0;  1 drivers
v000001e579ece070_0 .net "readData2", 31 0, L_000001e579e8e1f0;  1 drivers
v000001e579ecd3f0_0 .net "rs", 4 0, L_000001e579ecd710;  1 drivers
v000001e579ecd670_0 .net "rst", 0 0, v000001e579eceed0_0;  1 drivers
v000001e579ecdad0_0 .net "rt", 4 0, L_000001e579f18630;  1 drivers
v000001e579ece570_0 .net "shamt", 31 0, L_000001e579f18d10;  1 drivers
v000001e579ececf0_0 .net "wire_instruction", 31 0, L_000001e579e8dd20;  1 drivers
v000001e579ece2f0_0 .net "writeData", 31 0, L_000001e579f29570;  1 drivers
v000001e579ece6b0_0 .net "zero", 0 0, L_000001e579f2a830;  1 drivers
L_000001e579ece7f0 .part L_000001e579f186d0, 26, 6;
L_000001e579ecd030 .functor MUXZ 6, L_000001e579ece7f0, L_000001e579eceff8, L_000001e579e8e340, C4<>;
L_000001e579ece890 .cmp/eq 6, L_000001e579ecd030, L_000001e579ecf088;
L_000001e579ece930 .part L_000001e579f186d0, 11, 5;
L_000001e579ecd170 .functor MUXZ 5, L_000001e579ece930, L_000001e579ecf0d0, L_000001e579ece890, C4<>;
L_000001e579ecd210 .functor MUXZ 5, L_000001e579ecd170, L_000001e579ecf040, L_000001e579e8e570, C4<>;
L_000001e579ecd2b0 .part L_000001e579f186d0, 21, 5;
L_000001e579ecd710 .functor MUXZ 5, L_000001e579ecd2b0, L_000001e579ecf118, L_000001e579e8e6c0, C4<>;
L_000001e579ecd7b0 .part L_000001e579f186d0, 16, 5;
L_000001e579f18630 .functor MUXZ 5, L_000001e579ecd7b0, L_000001e579ecf160, L_000001e579e8e960, C4<>;
L_000001e579f17910 .part L_000001e579f186d0, 0, 16;
L_000001e579f18e50 .functor MUXZ 16, L_000001e579f17910, L_000001e579ecf1a8, L_000001e579e8de70, C4<>;
L_000001e579f17370 .part L_000001e579f186d0, 6, 5;
L_000001e579f17690 .concat [ 5 32 0 0], L_000001e579f17370, L_000001e579ecf238;
L_000001e579f18a90 .functor MUXZ 37, L_000001e579f17690, L_000001e579ecf1f0, L_000001e579e8e8f0, C4<>;
L_000001e579f18d10 .part L_000001e579f18a90, 0, 32;
L_000001e579f17190 .part L_000001e579f186d0, 0, 6;
L_000001e579f18b30 .functor MUXZ 6, L_000001e579f17190, L_000001e579ecf280, L_000001e579e8e3b0, C4<>;
L_000001e579f17eb0 .part L_000001e579f186d0, 0, 26;
L_000001e579f17410 .concat [ 26 32 0 0], L_000001e579f17eb0, L_000001e579ecf310;
L_000001e579f18810 .functor MUXZ 58, L_000001e579f17410, L_000001e579ecf2c8, L_000001e579e8e180, C4<>;
L_000001e579f17730 .part L_000001e579f18810, 0, 32;
L_000001e579f179b0 .arith/sum 32, v000001e579ec9290_0, L_000001e579ecf358;
L_000001e579f174b0 .cmp/eq 6, L_000001e579ecd030, L_000001e579ecf3a0;
L_000001e579f18090 .cmp/eq 6, L_000001e579ecd030, L_000001e579ecf3e8;
L_000001e579f18db0 .concat [ 32 16 0 0], L_000001e579f17730, L_000001e579ecf430;
L_000001e579f17550 .concat [ 6 26 0 0], L_000001e579ecd030, L_000001e579ecf478;
L_000001e579f18130 .cmp/eq 32, L_000001e579f17550, L_000001e579ecf4c0;
L_000001e579f177d0 .cmp/eq 6, L_000001e579f18b30, L_000001e579ecf508;
L_000001e579f17cd0 .concat [ 32 16 0 0], L_000001e579e8e420, L_000001e579ecf550;
L_000001e579f18770 .concat [ 32 16 0 0], v000001e579ec9290_0, L_000001e579ecf598;
L_000001e579f17a50 .part L_000001e579f18e50, 15, 1;
LS_000001e579f18270_0_0 .concat [ 1 1 1 1], L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50;
LS_000001e579f18270_0_4 .concat [ 1 1 1 1], L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50;
LS_000001e579f18270_0_8 .concat [ 1 1 1 1], L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50;
LS_000001e579f18270_0_12 .concat [ 1 1 1 1], L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50;
LS_000001e579f18270_0_16 .concat [ 1 1 1 1], L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50;
LS_000001e579f18270_0_20 .concat [ 1 1 1 1], L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50;
LS_000001e579f18270_0_24 .concat [ 1 1 1 1], L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50;
LS_000001e579f18270_0_28 .concat [ 1 1 1 1], L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50, L_000001e579f17a50;
LS_000001e579f18270_1_0 .concat [ 4 4 4 4], LS_000001e579f18270_0_0, LS_000001e579f18270_0_4, LS_000001e579f18270_0_8, LS_000001e579f18270_0_12;
LS_000001e579f18270_1_4 .concat [ 4 4 4 4], LS_000001e579f18270_0_16, LS_000001e579f18270_0_20, LS_000001e579f18270_0_24, LS_000001e579f18270_0_28;
L_000001e579f18270 .concat [ 16 16 0 0], LS_000001e579f18270_1_0, LS_000001e579f18270_1_4;
L_000001e579f17e10 .concat [ 16 32 0 0], L_000001e579f18e50, L_000001e579f18270;
L_000001e579f17af0 .arith/sum 48, L_000001e579f18770, L_000001e579f17e10;
L_000001e579f17b90 .functor MUXZ 48, L_000001e579f17af0, L_000001e579f17cd0, L_000001e579e8e810, C4<>;
L_000001e579f175f0 .functor MUXZ 48, L_000001e579f17b90, L_000001e579f18db0, L_000001e579e8e5e0, C4<>;
L_000001e579f17870 .part L_000001e579f175f0, 0, 32;
L_000001e579f18bd0 .functor MUXZ 32, L_000001e579f179b0, L_000001e579f17870, v000001e579ec9010_0, C4<>;
L_000001e579f186d0 .functor MUXZ 32, L_000001e579e8dd20, L_000001e579ecf628, L_000001e579e8dfc0, C4<>;
L_000001e579f17ff0 .cmp/eq 6, L_000001e579ecd030, L_000001e579ecf700;
L_000001e579f18ef0 .cmp/eq 6, L_000001e579ecd030, L_000001e579ecf748;
L_000001e579f172d0 .cmp/eq 6, L_000001e579ecd030, L_000001e579ecf790;
L_000001e579f18310 .concat [ 16 16 0 0], L_000001e579f18e50, L_000001e579ecf7d8;
L_000001e579f17050 .part L_000001e579f18e50, 15, 1;
LS_000001e579f183b0_0_0 .concat [ 1 1 1 1], L_000001e579f17050, L_000001e579f17050, L_000001e579f17050, L_000001e579f17050;
LS_000001e579f183b0_0_4 .concat [ 1 1 1 1], L_000001e579f17050, L_000001e579f17050, L_000001e579f17050, L_000001e579f17050;
LS_000001e579f183b0_0_8 .concat [ 1 1 1 1], L_000001e579f17050, L_000001e579f17050, L_000001e579f17050, L_000001e579f17050;
LS_000001e579f183b0_0_12 .concat [ 1 1 1 1], L_000001e579f17050, L_000001e579f17050, L_000001e579f17050, L_000001e579f17050;
L_000001e579f183b0 .concat [ 4 4 4 4], LS_000001e579f183b0_0_0, LS_000001e579f183b0_0_4, LS_000001e579f183b0_0_8, LS_000001e579f183b0_0_12;
L_000001e579f189f0 .concat [ 16 16 0 0], L_000001e579f18e50, L_000001e579f183b0;
L_000001e579f18c70 .functor MUXZ 32, L_000001e579f189f0, L_000001e579f18310, L_000001e579e8e730, C4<>;
L_000001e579f18450 .concat [ 6 26 0 0], L_000001e579ecd030, L_000001e579ecf820;
L_000001e579f184f0 .cmp/eq 32, L_000001e579f18450, L_000001e579ecf868;
L_000001e579f170f0 .cmp/eq 6, L_000001e579f18b30, L_000001e579ecf8b0;
L_000001e579f29bb0 .cmp/eq 6, L_000001e579f18b30, L_000001e579ecf8f8;
L_000001e579f292f0 .cmp/eq 6, L_000001e579ecd030, L_000001e579ecf940;
L_000001e579f2a6f0 .functor MUXZ 32, L_000001e579f18c70, L_000001e579ecf988, L_000001e579f292f0, C4<>;
L_000001e579f29930 .functor MUXZ 32, L_000001e579f2a6f0, L_000001e579f18d10, L_000001e579e8e880, C4<>;
L_000001e579f294d0 .concat [ 6 26 0 0], L_000001e579ecd030, L_000001e579ecf9d0;
L_000001e579f2a010 .cmp/eq 32, L_000001e579f294d0, L_000001e579ecfa18;
L_000001e579f2a790 .cmp/eq 6, L_000001e579f18b30, L_000001e579ecfa60;
L_000001e579f2a290 .cmp/eq 6, L_000001e579f18b30, L_000001e579ecfaa8;
L_000001e579f2abf0 .cmp/eq 6, L_000001e579ecd030, L_000001e579ecfaf0;
L_000001e579f29890 .functor MUXZ 32, L_000001e579e8e420, v000001e579ec9290_0, L_000001e579f2abf0, C4<>;
L_000001e579f2a0b0 .functor MUXZ 32, L_000001e579f29890, L_000001e579e8e1f0, L_000001e579e8eab0, C4<>;
S_000001e579e50340 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e579e45050 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e579e8e9d0 .functor NOT 1, v000001e579e57fb0_0, C4<0>, C4<0>, C4<0>;
v000001e579e584b0_0 .net *"_ivl_0", 0 0, L_000001e579e8e9d0;  1 drivers
v000001e579e56e30_0 .net "in1", 31 0, L_000001e579e8e1f0;  alias, 1 drivers
v000001e579e57650_0 .net "in2", 31 0, L_000001e579f29930;  alias, 1 drivers
v000001e579e57ab0_0 .net "out", 31 0, L_000001e579f299d0;  alias, 1 drivers
v000001e579e585f0_0 .net "s", 0 0, v000001e579e57fb0_0;  alias, 1 drivers
L_000001e579f299d0 .functor MUXZ 32, L_000001e579f29930, L_000001e579e8e1f0, L_000001e579e8e9d0, C4<>;
S_000001e579df4190 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e579ec0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001e579ec00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e579ec0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001e579ec0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001e579ec0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001e579ec01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e579ec01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e579ec0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001e579ec0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e579ec0288 .param/l "j" 0 4 12, C4<000010>;
P_000001e579ec02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e579ec02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e579ec0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001e579ec0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e579ec03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e579ec03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e579ec0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e579ec0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001e579ec0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001e579ec04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e579ec04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e579ec0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001e579ec0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001e579ec0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001e579ec05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e579ec0608 .param/l "xori" 0 4 8, C4<001110>;
v000001e579e576f0_0 .var "ALUOp", 3 0;
v000001e579e57fb0_0 .var "ALUSrc", 0 0;
v000001e579e58910_0 .var "MemReadEn", 0 0;
v000001e579e58230_0 .var "MemWriteEn", 0 0;
v000001e579e589b0_0 .var "MemtoReg", 0 0;
v000001e579e56cf0_0 .var "RegDst", 0 0;
v000001e579e580f0_0 .var "RegWriteEn", 0 0;
v000001e579e57b50_0 .net "funct", 5 0, L_000001e579f18b30;  alias, 1 drivers
v000001e579e58730_0 .var "hlt", 0 0;
v000001e579e573d0_0 .net "opcode", 5 0, L_000001e579ecd030;  alias, 1 drivers
v000001e579e58a50_0 .net "rst", 0 0, v000001e579eceed0_0;  alias, 1 drivers
E_000001e579e449d0 .event anyedge, v000001e579e58a50_0, v000001e579e573d0_0, v000001e579e57b50_0;
S_000001e579df43e0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e579e45210 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e579e8dd20 .functor BUFZ 32, L_000001e579f18950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e579e570b0_0 .net "Data_Out", 31 0, L_000001e579e8dd20;  alias, 1 drivers
v000001e579e57830 .array "InstMem", 2047 0, 31 0;
v000001e579e58050_0 .net *"_ivl_0", 31 0, L_000001e579f18950;  1 drivers
v000001e579e57150_0 .net *"_ivl_3", 10 0, L_000001e579f17230;  1 drivers
v000001e579e57470_0 .net *"_ivl_4", 12 0, L_000001e579f17c30;  1 drivers
L_000001e579ecf5e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e579e57790_0 .net *"_ivl_7", 1 0, L_000001e579ecf5e0;  1 drivers
v000001e579e578d0_0 .net "addr", 31 0, v000001e579ec9290_0;  alias, 1 drivers
v000001e579e56bb0_0 .var/i "i", 31 0;
L_000001e579f18950 .array/port v000001e579e57830, L_000001e579f17c30;
L_000001e579f17230 .part v000001e579ec9290_0, 0, 11;
L_000001e579f17c30 .concat [ 11 2 0 0], L_000001e579f17230, L_000001e579ecf5e0;
S_000001e579da29c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e579e8e420 .functor BUFZ 32, L_000001e579f18590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e579e8e1f0 .functor BUFZ 32, L_000001e579f188b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e579e57bf0_0 .net *"_ivl_0", 31 0, L_000001e579f18590;  1 drivers
v000001e579e582d0_0 .net *"_ivl_10", 6 0, L_000001e579f17f50;  1 drivers
L_000001e579ecf6b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e579e360b0_0 .net *"_ivl_13", 1 0, L_000001e579ecf6b8;  1 drivers
v000001e579e351b0_0 .net *"_ivl_2", 6 0, L_000001e579f17d70;  1 drivers
L_000001e579ecf670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e579ec8930_0 .net *"_ivl_5", 1 0, L_000001e579ecf670;  1 drivers
v000001e579ec98d0_0 .net *"_ivl_8", 31 0, L_000001e579f188b0;  1 drivers
v000001e579ec87f0_0 .net "clk", 0 0, L_000001e579e8e110;  alias, 1 drivers
v000001e579ec9650_0 .var/i "i", 31 0;
v000001e579ec8e30_0 .net "readData1", 31 0, L_000001e579e8e420;  alias, 1 drivers
v000001e579ec89d0_0 .net "readData2", 31 0, L_000001e579e8e1f0;  alias, 1 drivers
v000001e579ec8750_0 .net "readRegister1", 4 0, L_000001e579ecd710;  alias, 1 drivers
v000001e579ec9dd0_0 .net "readRegister2", 4 0, L_000001e579f18630;  alias, 1 drivers
v000001e579ec8890 .array "registers", 31 0, 31 0;
v000001e579eca550_0 .net "rst", 0 0, v000001e579eceed0_0;  alias, 1 drivers
v000001e579ec8bb0_0 .net "we", 0 0, v000001e579e580f0_0;  alias, 1 drivers
v000001e579ec9d30_0 .net "writeData", 31 0, L_000001e579f29570;  alias, 1 drivers
v000001e579ec9790_0 .net "writeRegister", 4 0, L_000001e579f181d0;  alias, 1 drivers
E_000001e579e44a50/0 .event negedge, v000001e579e58a50_0;
E_000001e579e44a50/1 .event posedge, v000001e579ec87f0_0;
E_000001e579e44a50 .event/or E_000001e579e44a50/0, E_000001e579e44a50/1;
L_000001e579f18590 .array/port v000001e579ec8890, L_000001e579f17d70;
L_000001e579f17d70 .concat [ 5 2 0 0], L_000001e579ecd710, L_000001e579ecf670;
L_000001e579f188b0 .array/port v000001e579ec8890, L_000001e579f17f50;
L_000001e579f17f50 .concat [ 5 2 0 0], L_000001e579f18630, L_000001e579ecf6b8;
S_000001e579da2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e579da29c0;
 .timescale 0 0;
v000001e579e58190_0 .var/i "i", 31 0;
S_000001e579df2840 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e579e421d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e579e8e030 .functor NOT 1, v000001e579e56cf0_0, C4<0>, C4<0>, C4<0>;
v000001e579ec93d0_0 .net *"_ivl_0", 0 0, L_000001e579e8e030;  1 drivers
v000001e579ec9470_0 .net "in1", 4 0, L_000001e579f18630;  alias, 1 drivers
v000001e579ec95b0_0 .net "in2", 4 0, L_000001e579ecd210;  alias, 1 drivers
v000001e579ec9830_0 .net "out", 4 0, L_000001e579f181d0;  alias, 1 drivers
v000001e579ec8a70_0 .net "s", 0 0, v000001e579e56cf0_0;  alias, 1 drivers
L_000001e579f181d0 .functor MUXZ 5, L_000001e579ecd210, L_000001e579f18630, L_000001e579e8e030, C4<>;
S_000001e579df29d0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e579e42fd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e579e8ea40 .functor NOT 1, v000001e579e589b0_0, C4<0>, C4<0>, C4<0>;
v000001e579ec90b0_0 .net *"_ivl_0", 0 0, L_000001e579e8ea40;  1 drivers
v000001e579ec8b10_0 .net "in1", 31 0, v000001e579ec9c90_0;  alias, 1 drivers
v000001e579ec9e70_0 .net "in2", 31 0, v000001e579ec9510_0;  alias, 1 drivers
v000001e579ec8c50_0 .net "out", 31 0, L_000001e579f29570;  alias, 1 drivers
v000001e579ec9bf0_0 .net "s", 0 0, v000001e579e589b0_0;  alias, 1 drivers
L_000001e579f29570 .functor MUXZ 32, v000001e579ec9510_0, v000001e579ec9c90_0, L_000001e579e8ea40, C4<>;
S_000001e579ddd9d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e579dddb60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e579dddb98 .param/l "AND" 0 9 12, C4<0010>;
P_000001e579dddbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e579dddc08 .param/l "OR" 0 9 12, C4<0011>;
P_000001e579dddc40 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e579dddc78 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e579dddcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e579dddce8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e579dddd20 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e579dddd58 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e579dddd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e579ddddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e579ecfb38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e579eca4b0_0 .net/2u *"_ivl_0", 31 0, L_000001e579ecfb38;  1 drivers
v000001e579eca0f0_0 .net "opSel", 3 0, v000001e579e576f0_0;  alias, 1 drivers
v000001e579eca190_0 .net "operand1", 31 0, L_000001e579f2a0b0;  alias, 1 drivers
v000001e579ec8f70_0 .net "operand2", 31 0, L_000001e579f299d0;  alias, 1 drivers
v000001e579ec9c90_0 .var "result", 31 0;
v000001e579eca230_0 .net "zero", 0 0, L_000001e579f2a830;  alias, 1 drivers
E_000001e579e43810 .event anyedge, v000001e579e576f0_0, v000001e579eca190_0, v000001e579e57ab0_0;
L_000001e579f2a830 .cmp/eq 32, v000001e579ec9c90_0, L_000001e579ecfb38;
S_000001e579e25ea0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001e579eca670 .param/l "RType" 0 4 2, C4<000000>;
P_000001e579eca6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001e579eca6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e579eca718 .param/l "addu" 0 4 5, C4<100001>;
P_000001e579eca750 .param/l "and_" 0 4 5, C4<100100>;
P_000001e579eca788 .param/l "andi" 0 4 8, C4<001100>;
P_000001e579eca7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e579eca7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e579eca830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e579eca868 .param/l "j" 0 4 12, C4<000010>;
P_000001e579eca8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e579eca8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e579eca910 .param/l "lw" 0 4 8, C4<100011>;
P_000001e579eca948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e579eca980 .param/l "or_" 0 4 5, C4<100101>;
P_000001e579eca9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e579eca9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e579ecaa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001e579ecaa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001e579ecaa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001e579ecaad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e579ecab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001e579ecab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001e579ecab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001e579ecabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e579ecabe8 .param/l "xori" 0 4 8, C4<001110>;
v000001e579ec9010_0 .var "PCsrc", 0 0;
v000001e579ec9f10_0 .net "funct", 5 0, L_000001e579f18b30;  alias, 1 drivers
v000001e579eca2d0_0 .net "opcode", 5 0, L_000001e579ecd030;  alias, 1 drivers
v000001e579ec8cf0_0 .net "operand1", 31 0, L_000001e579e8e420;  alias, 1 drivers
v000001e579ec91f0_0 .net "operand2", 31 0, L_000001e579f299d0;  alias, 1 drivers
v000001e579ec96f0_0 .net "rst", 0 0, v000001e579eceed0_0;  alias, 1 drivers
E_000001e579e42ad0/0 .event anyedge, v000001e579e58a50_0, v000001e579e573d0_0, v000001e579ec8e30_0, v000001e579e57ab0_0;
E_000001e579e42ad0/1 .event anyedge, v000001e579e57b50_0;
E_000001e579e42ad0 .event/or E_000001e579e42ad0/0, E_000001e579e42ad0/1;
S_000001e579e26030 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e579eca370 .array "DataMem", 2047 0, 31 0;
v000001e579ec9a10_0 .net "address", 31 0, v000001e579ec9c90_0;  alias, 1 drivers
v000001e579ec9150_0 .net "clock", 0 0, L_000001e579e8e490;  1 drivers
v000001e579ec9970_0 .net "data", 31 0, L_000001e579e8e1f0;  alias, 1 drivers
v000001e579ec8d90_0 .var/i "i", 31 0;
v000001e579ec9510_0 .var "q", 31 0;
v000001e579ec8ed0_0 .net "rden", 0 0, v000001e579e58910_0;  alias, 1 drivers
v000001e579eca410_0 .net "wren", 0 0, v000001e579e58230_0;  alias, 1 drivers
E_000001e579e442d0 .event posedge, v000001e579ec9150_0;
S_000001e579ecac30 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001e579e501b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e579e42a50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e579ec9fb0_0 .net "PCin", 31 0, L_000001e579f18bd0;  alias, 1 drivers
v000001e579ec9290_0 .var "PCout", 31 0;
v000001e579ec9ab0_0 .net "clk", 0 0, L_000001e579e8e110;  alias, 1 drivers
v000001e579ec9330_0 .net "rst", 0 0, v000001e579eceed0_0;  alias, 1 drivers
    .scope S_000001e579e25ea0;
T_0 ;
    %wait E_000001e579e42ad0;
    %load/vec4 v000001e579ec96f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e579ec9010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e579eca2d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e579ec8cf0_0;
    %load/vec4 v000001e579ec91f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001e579eca2d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001e579ec8cf0_0;
    %load/vec4 v000001e579ec91f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001e579eca2d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001e579eca2d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001e579eca2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001e579ec9f10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001e579ec9010_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e579ecac30;
T_1 ;
    %wait E_000001e579e44a50;
    %load/vec4 v000001e579ec9330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e579ec9290_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e579ec9fb0_0;
    %assign/vec4 v000001e579ec9290_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e579df43e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e579e56bb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e579e56bb0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e579e56bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %load/vec4 v000001e579e56bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e579e56bb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579e57830, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e579df4190;
T_3 ;
    %wait E_000001e579e449d0;
    %load/vec4 v000001e579e58a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e579e58730_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e579e580f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e579e58230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e579e589b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e579e58910_0, 0;
    %assign/vec4 v000001e579e56cf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e579e58730_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e579e576f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e579e57fb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e579e580f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e579e58230_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e579e589b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e579e58910_0, 0, 1;
    %store/vec4 v000001e579e56cf0_0, 0, 1;
    %load/vec4 v000001e579e573d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e58730_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e56cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e580f0_0, 0;
    %load/vec4 v000001e579e57b50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e580f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e56cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e580f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e579e56cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e580f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e580f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e580f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e580f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e58910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e580f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e589b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e58230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e579e57fb0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e579e576f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e579da29c0;
T_4 ;
    %wait E_000001e579e44a50;
    %fork t_1, S_000001e579da2b50;
    %jmp t_0;
    .scope S_000001e579da2b50;
t_1 ;
    %load/vec4 v000001e579eca550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e579e58190_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e579e58190_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e579e58190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579ec8890, 0, 4;
    %load/vec4 v000001e579e58190_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e579e58190_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e579ec8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e579ec9d30_0;
    %load/vec4 v000001e579ec9790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579ec8890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579ec8890, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e579da29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e579da29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e579ec9650_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e579ec9650_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e579ec9650_0;
    %ix/getv/s 4, v000001e579ec9650_0;
    %load/vec4a v000001e579ec8890, 4;
    %ix/getv/s 4, v000001e579ec9650_0;
    %load/vec4a v000001e579ec8890, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e579ec9650_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e579ec9650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e579ddd9d0;
T_6 ;
    %wait E_000001e579e43810;
    %load/vec4 v000001e579eca0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e579eca190_0;
    %load/vec4 v000001e579ec8f70_0;
    %add;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e579eca190_0;
    %load/vec4 v000001e579ec8f70_0;
    %sub;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e579eca190_0;
    %load/vec4 v000001e579ec8f70_0;
    %and;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e579eca190_0;
    %load/vec4 v000001e579ec8f70_0;
    %or;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e579eca190_0;
    %load/vec4 v000001e579ec8f70_0;
    %xor;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e579eca190_0;
    %load/vec4 v000001e579ec8f70_0;
    %or;
    %inv;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e579eca190_0;
    %load/vec4 v000001e579ec8f70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e579ec8f70_0;
    %load/vec4 v000001e579eca190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e579eca190_0;
    %ix/getv 4, v000001e579ec8f70_0;
    %shiftl 4;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e579eca190_0;
    %ix/getv 4, v000001e579ec8f70_0;
    %shiftr 4;
    %assign/vec4 v000001e579ec9c90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e579e26030;
T_7 ;
    %wait E_000001e579e442d0;
    %load/vec4 v000001e579ec8ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e579ec9a10_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001e579eca370, 4;
    %assign/vec4 v000001e579ec9510_0, 0;
T_7.0 ;
    %load/vec4 v000001e579eca410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e579ec9970_0;
    %ix/getv 3, v000001e579ec9a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e579e26030;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e579ec8d90_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001e579ec8d90_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e579ec8d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %load/vec4 v000001e579ec8d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e579ec8d90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e579eca370, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001e579e26030;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e579ec8d90_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e579ec8d90_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e579ec8d90_0;
    %load/vec4a v000001e579eca370, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001e579ec8d90_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e579ec8d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e579ec8d90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e579e501b0;
T_10 ;
    %wait E_000001e579e44a50;
    %load/vec4 v000001e579ecd670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e579ecd850_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e579ecd850_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e579ecd850_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e579e4fe90;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e579ecd0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e579eceed0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e579e4fe90;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e579ecd0d0_0;
    %inv;
    %assign/vec4 v000001e579ecd0d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e579e4fe90;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e579eceed0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e579eceed0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001e579ecd350_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
