

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s'
================================================================
* Date:           Mon Aug 12 14:08:35 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.266 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773| 2.147 us | 2.147 us |  773|  773|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      771|      771|         5|          1|          1|   768|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      0|        0|      388|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      111|     -|
|Register             |        0|      -|      172|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      172|      531|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_14_fu_207_p2           |     *    |      0|  0|  40|           5|           8|
    |mul_ln1118_15_fu_204_p2           |     *    |      0|  0|  40|           6|           8|
    |mul_ln1118_16_fu_206_p2           |     *    |      0|  0|  40|           7|           8|
    |mul_ln1118_fu_205_p2              |     *    |      0|  0|  40|           6|           8|
    |acc_0_V_3_fu_484_p2               |     +    |      0|  0|  17|          15|          15|
    |acc_0_V_fu_478_p2                 |     +    |      0|  0|  17|          15|          15|
    |add_ln106_fu_307_p2               |     +    |      0|  0|  10|          10|           1|
    |add_ln1192_36_fu_463_p2           |     +    |      0|  0|  17|          14|          14|
    |add_ln1192_fu_445_p2              |     +    |      0|  0|  17|          14|          14|
    |add_ln415_21_fu_439_p2            |     +    |      0|  0|  14|          14|          14|
    |add_ln415_fu_403_p2               |     +    |      0|  0|  14|          14|          14|
    |p_Val2_1_fu_528_p2                |     +    |      0|  0|   8|           8|           8|
    |and_ln779_fu_622_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_636_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_666_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_548_p2                 |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op18          |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_660_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_684_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_588_p2         |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_zeros_fu_594_p2        |   icmp   |      0|  0|   9|           3|           1|
    |Range2_all_ones_fu_572_p2         |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln106_fu_301_p2              |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_24_fu_700_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_690_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_696_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_648_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_672_p2                |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_628_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_600_p3           |  select  |      0|  0|   2|           1|           1|
    |res_V_data_V_din                  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_705_p3            |  select  |      0|  0|   8|           1|           7|
    |select_ln388_fu_711_p3            |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_542_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_616_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_642_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_654_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_678_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 388|         175|         197|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten_reg_193   |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 111|         24|   20|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln1192_36_reg_765    |  14|   0|   14|          0|
    |add_ln415_21_reg_760     |  14|   0|   14|          0|
    |add_ln415_reg_755        |  14|   0|   14|          0|
    |and_ln781_reg_776        |   1|   0|    1|          0|
    |and_ln786_reg_786        |   1|   0|    1|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln106_reg_726       |   1|   0|    1|          0|
    |indvar_flatten_reg_193   |  10|   0|   10|          0|
    |or_ln340_3_reg_796       |   1|   0|    1|          0|
    |p_Val2_1_reg_770         |   8|   0|    8|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_735     |   8|   0|    8|          0|
    |tmp_data_1_V_reg_740     |   8|   0|    8|          0|
    |tmp_data_2_V_reg_745     |   8|   0|    8|          0|
    |tmp_data_3_V_reg_750     |   8|   0|    8|          0|
    |underflow_reg_791        |   1|   0|    1|          0|
    |xor_ln785_6_reg_781      |   1|   0|    1|          0|
    |icmp_ln106_reg_726       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 172|  32|  109|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_out                | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_write              | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|res_V_data_V_din         | out |    8|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_full_n      |  in |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_write       | out |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

