ASP-122952-01 Pin Number,HSMC Name,5CGXFC5C6F27C7N Pin,I/O Standard,HDL Name,FPGA Pin Direction,Max Switching Rate
17,XCVR_TXp3,PIN_W4,1.5-V PCML,HSMC_GXB_TX_P[3],output,0 Hz
18,XCVR_RXp3,PIN_V2,1.5-V PCML,HSMC_GXB_RX_P[3],input,0 Hz
25,XCVR_TXp1,PIN_AA4,1.5-V PCML,HSMC_GXB_TX_P[2],output,0 Hz
26,XCVR_RXp1,PIN_Y2,1.5-V PCML,HSMC_GXB_RX_P[2],input,0 Hz
21,XCVR_TXp2,PIN_AC4,1.5-V PCML,HSMC_GXB_TX_P[1],output,0 Hz
22,XCVR_RXp2,PIN_AB2,1.5-V PCML,HSMC_GXB_RX_P[1],input,0 Hz
29,XCVR_TXp0,PIN_AE4,1.5-V PCML,HSMC_GXB_TX_P[0],output,0 Hz
30,XCVR_RXp0,PIN_AD2,1.5-V PCML,HSMC_GXB_RX_P[0],input,0 Hz
39,CLKOUT0,PIN_A7,2.5 V,UNUSED[0],inout,0 Hz
40,CLKIN0,PIN_N9,2.5 V,UNUSED[1],inout,0 Hz
41,D0,PIN_D11,2.5 V,BLINK1,output,0 Hz
42,D1,PIN_H14,2.5 V,LMZ31503_CLK,inout,1 MHz
43,D2,PIN_D12,2.5 V,BLINK2,output,0 Hz
44,D3,PIN_H13,2.5 V,LMZ31503_PWRGD,input,0 Hz
47,LVDS_TXp0,PIN_E10,LVDS,DACA_DATA1_P,output,800 MHz
48,LVDS_RXp0,PIN_N12,2.5 V,UNUSED[2],inout,0 Hz
49,LVDS_TXn0,PIN_E11,LVDS,DACA_DATA1_N,output,800 MHz
50,LVDS_RXn0,PIN_M12,2.5 V,UNUSED[3],inout,0 Hz
53,LVDS_TXp1,PIN_C9,LVDS,DACA_DATA0_P,output,800 MHz
54,LVDS_RXp1,PIN_M11,2.5 V,UNUSED[4],inout,0 Hz
55,LVDS_TXn1,PIN_B9,LVDS,DACA_DATA0_N,output,800 MHz
56,LVDS_RXn1,PIN_L11,2.5 V,UNUSED[5],inout,0 Hz
59,LVDS_TXp2,PIN_D10,LVDS,DAC_FCLKIN_P,output,125 MHz
60,LVDS_RXp2,PIN_H18,2.5 V,UNUSED[6],inout,0 Hz
61,LVDS_TXn2,PIN_C10,LVDS,DAC_FCLKIN_N,output,125 MHz
62,LVDS_RXn2,PIN_H17,2.5 V,UNUSED[7],inout,0 Hz
65,LVDS_TXp3,PIN_A12,LVDS,DACB_DATA0_P,output,800 MHz
66,LVDS_RXp3,PIN_L12,LVDS,ADCB_DATA1_P,input,800 MHz
67,LVDS_TXn3,PIN_B11,LVDS,DACB_DATA0_N,output,800 MHz
68,LVDS_RXn3,PIN_K11,LVDS,ADCB_DATA1_N,input,800 MHz
71,LVDS_TXp4,PIN_B10,LVDS,DACB_DATA1_P,output,800 MHz
72,LVDS_RXp4,PIN_H15,LVDS,ADCB_DATA0_P,input,800 MHz
73,LVDS_TXn4,PIN_A11,LVDS,DACB_DATA1_N,output,800 MHz
74,LVDS_RXn4,PIN_J16,LVDS,ADCB_DATA0_N,input,800 MHz
77,LVDS_TXp5,PIN_C20,2.5 V,UNUSED[8],inout,0 Hz
78,LVDS_RXp5,PIN_J12,LVDS,ADC_FCLKOUT_P,input,125 MHz
79,LVDS_TXn5,PIN_B19,2.5 V,UNUSED[9],inout,0 Hz
80,LVDS_RXn5,PIN_J11,LVDS,ADC_FCLKOUT_N,input,125 MHz
83,LVDS_TXp6,PIN_B15,2.5 V,UNUSED[10],inout,0 Hz
84,LVDS_RXp6,PIN_G16,LVDS,ADCA_DATA0_P,input,800 MHz
85,LVDS_TXn6,PIN_C15,2.5 V,UNUSED[11],inout,0 Hz
86,LVDS_RXn6,PIN_G17,LVDS,ADCA_DATA0_N,input,800 MHz
89,LVDS_TXp7,PIN_B22,LVDS,SYNCIN_P,output,1 Hz
90,LVDS_RXp7,PIN_G12,LVDS,ADCA_DATA1_P,input,800 MHz
91,LVDS_TXn7,PIN_A21,LVDS,SYNCIN_N,output,1 Hz
92,LVDS_RXn7,PIN_F12,LVDS,ADCA_DATA1_N,input,800 MHz
95,CLKOUT1p,PIN_A19,LVDS,DAC_DCLKIN_P,output,400 MHz
96,CLKIN1p,PIN_G15,LVDS,ADC_DCLKOUT_P,input,400 MHz
97,CLKOUT1n,PIN_A18,LVDS,DAC_DCLKIN_N,output,400 MHz
98,CLKIN1n,PIN_G14,LVDS,ADC_DCLKOUT_N,input,400 MHz
101,LVDS_TXp8,PIN_C13,2.5 V,UNUSED[12],inout,0 Hz
102,LVDS_RXp8,PIN_E18,2.5 V,FPGA_AFE_PDN,output,1 Hz
103,LVDS_TXn8,PIN_C12,2.5 V,UNUSED[13],inout,0 Hz
104,LVDS_RXn8,PIN_F18,2.5 V,FPGA_AFE_SEN,output,1 MHz
107,LVDS_TXp9,PIN_A8,2.5 V,UNUSED[14],inout,0 Hz
108,LVDS_RXp9,PIN_F16,2.5 V,FPGA_AFE_SDATA,output,20 MHz
109,LVDS_TXn9,PIN_A9,2.5 V,UNUSED[15],inout,0 Hz
110,LVDS_RXn9,PIN_E15,2.5 V,FPGA_AFE_SCLK,output,20 MHz
113,LVDS_TXp10,PIN_B12,2.5 V,UNUSED[16],inout,0 Hz
114,LVDS_RXp10,PIN_E13,2.5 V,FPGA_AFE_SDOUT,inout,20 MHz
115,LVDS_TXn10,PIN_A13,2.5 V,UNUSED[17],inout,0 Hz
116,LVDS_RXn10,PIN_D13,2.5 V,FPGA_AFE_RESET,output,0 Hz
119,LVDS_TXp11,PIN_C23,2.5 V,UNUSED[18],inout,0 Hz
120,LVDS_RXp11,PIN_C14,2.5 V,FPGA_CDCE_MOSI,output,20 MHz
121,LVDS_TXn11,PIN_C22,2.5 V,UNUSED[19],inout,0 Hz
122,LVDS_RXn11,PIN_D15,2.5 V,FPGA_CDCE_MISO,input,20 MHz
125,LVDS_TXp12,PIN_A14,2.5 V,UNUSED[20],inout,0 Hz
126,LVDS_RXp12,PIN_E16,2.5 V,FPGA_CDCE_PD,output,1 Hz
127,LVDS_TXn12,PIN_B14,2.5 V,UNUSED[21],inout,0 Hz
128,LVDS_RXn12,PIN_D16,2.5 V,FPGA_CDCE_SCLK,output,20 MHz
131,LVDS_TXp13,PIN_A23,2.5 V,UNUSED[22],inout,0 Hz
132,LVDS_RXp13,PIN_D18,2.5 V,FPGA_CDCE_LE,output,1 MHz
133,LVDS_TXn13,PIN_A22,2.5 V,UNUSED[23],inout,0 Hz
134,LVDS_RXn13,PIN_D17,2.5 V,FPGA_CDCE_PLL_LOCK,input,1 Hz
137,LVDS_TXp14,PIN_C17,2.5 V,UNUSED[24],inout,0 Hz
138,LVDS_RXp14,PIN_E20,2.5 V,FPGA_ADRF_DATA,output,20 MHz
139,LVDS_TXn14,PIN_B17,2.5 V,UNUSED[25],inout,0 Hz
140,LVDS_RXn14,PIN_E19,2.5 V,FPGA_AD5644R_CLK,input,20 MHz
143,LVDS_TXp15,PIN_C19,2.5 V,UNUSED[26],inout,0 Hz
144,LVDS_RXp15,PIN_D21,2.5 V,FPGA_AD5644R_SYNC,output,1 MHz
145,LVDS_TXn15,PIN_C18,2.5 V,UNUSED[27],inout,0 Hz
146,LVDS_RXn15,PIN_D20,2.5 V,FPGA_ADRF_LE,output,1 MHz
149,LVDS_TXp16,PIN_B21,2.5 V,UNUSED[28],inout,0 Hz
150,LVDS_RXp16,PIN_B24,2.5 V,FPGA_ADRF_CLK,output,20 MHz
151,LVDS_TXn16,PIN_B20,2.5 V,UNUSED[29],inout,0 Hz
152,LVDS_RXn16,PIN_A24,2.5 V,FPGA_ADRF_SDO,input,20 MHz
155,CLKOUT2p,PIN_A17,2.5 V,HSMC_CLKOUT2_P,output,125 MHz
156,CLKIN2p,PIN_L8,LVDS,FPGA_REF_CLK_P,input,125 MHz
157,CLKOUT2n,PIN_A16,2.5 V,HSMC_CLKOUT2_N,output,125 MHz
158,CLKIN2n,PIN_K9,LVDS,FPGA_REF_CLK_N,input,125 MHz
