// Seed: 849297612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin
    for (id_2 = 1; id_4; id_2 = id_5) begin
      id_2 <= "";
    end
    id_2 <= 1;
    $display(1);
    if (1'b0 - id_5) begin
      id_2 <= 1'b0;
    end else $display(1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  reg  id_9;
  always @(posedge id_4 == id_1) begin
    id_9 <= id_4 + id_2[1];
  end
  xor (id_1, id_3, id_8);
  module_0(
      id_4, id_9, id_5, id_1, id_9, id_4
  );
  tri1 id_10 = 1;
endmodule
