{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645560658826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645560658827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 17:10:58 2022 " "Processing started: Tue Feb 22 17:10:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645560658827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560658827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560658827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645560659269 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "in_system_probe.qsys " "Elaborating Platform Designer system entity \"in_system_probe.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560667602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:11:11 Progress: Loading de10_lite/in_system_probe.qsys " "2022.02.22.17:11:11 Progress: Loading de10_lite/in_system_probe.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560671063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:11:11 Progress: Reading input file " "2022.02.22.17:11:11 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560671658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:11:11 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\] " "2022.02.22.17:11:11 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560671706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:11:11 Progress: Parameterizing module in_system_sources_probes_0 " "2022.02.22.17:11:11 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560671849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:11:11 Progress: Building connections " "2022.02.22.17:11:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560671851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:11:11 Progress: Parameterizing connections " "2022.02.22.17:11:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560671852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:11:11 Progress: Validating " "2022.02.22.17:11:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560671873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:11:12 Progress: Done reading input file " "2022.02.22.17:11:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560672377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_probe: Generating in_system_probe \"in_system_probe\" for QUARTUS_SYNTH " "In_system_probe: Generating in_system_probe \"in_system_probe\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560673557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"in_system_probe\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"in_system_probe\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560674212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_probe: Done \"in_system_probe\" with 2 modules, 2 files " "In_system_probe: Done \"in_system_probe\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560674213 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "in_system_probe.qsys " "Finished elaborating Platform Designer system entity \"in_system_probe.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560674930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dig_filt-RTL " "Found design unit 1: dig_filt-RTL" {  } { { "../../dig_filt.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675350 ""} { "Info" "ISGN_ENTITY_NAME" "1 dig_filt " "Found entity 1: dig_filt" {  } { { "../../dig_filt.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_displays-rtl " "Found design unit 1: led_displays-rtl" {  } { { "../../../gpio/led_displays.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675352 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_displays " "Found entity 1: led_displays" {  } { { "../../../gpio/led_displays.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-RTL " "Found design unit 1: gpio-RTL" {  } { { "../../../gpio/gpio.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/gpio.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675353 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../../../gpio/gpio.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/gpio.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_clz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_clz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quick_clz-RTL " "Found design unit 1: quick_clz-RTL" {  } { { "../../../../alu/m/quick_clz.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_clz.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675355 ""} { "Info" "ISGN_ENTITY_NAME" "1 quick_clz " "Found entity 1: quick_clz" {  } { { "../../../../alu/m/quick_clz.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_clz.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/division_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/division_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division_functions " "Found design unit 1: division_functions" {  } { { "../../../../alu/m/division_functions.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/division_functions.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675357 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 division_functions-body " "Found design unit 2: division_functions-body" {  } { { "../../../../alu/m/division_functions.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/division_functions.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_naive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_naive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quick_naive-behave " "Found design unit 1: quick_naive-behave" {  } { { "../../../../alu/m/quick_naive.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_naive.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675359 ""} { "Info" "ISGN_ENTITY_NAME" "1 quick_naive " "Found entity 1: quick_naive" {  } { { "../../../../alu/m/quick_naive.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_naive.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/periphdatabusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/periphdatabusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periphdatabusmux-RTL " "Found design unit 1: periphdatabusmux-RTL" {  } { { "../../../../memory/periphdatabusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/periphdatabusmux.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675361 ""} { "Info" "ISGN_ENTITY_NAME" "1 periphdatabusmux " "Found entity 1: periphdatabusmux" {  } { { "../../../../memory/periphdatabusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/periphdatabusmux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/peripherals/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-RTL " "Found design unit 1: Timer-RTL" {  } { { "../../../timer/Timer.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/timer/Timer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675363 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../../../timer/Timer.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/timer/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/core/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/core/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr-RTL " "Found design unit 1: csr-RTL" {  } { { "../../../../core/csr.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/csr.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675366 ""} { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "../../../../core/csr.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/csr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/registers/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/registers/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-RTL " "Found design unit 1: register_file-RTL" {  } { { "../../../../registers/register_file.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/registers/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675368 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../../../registers/register_file.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/registers/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/instructionbusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/instructionbusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionbusmux-RTL " "Found design unit 1: instructionbusmux-RTL" {  } { { "../../../../memory/instructionbusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/instructionbusmux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675370 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionbusmux " "Found entity 1: instructionbusmux" {  } { { "../../../../memory/instructionbusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/instructionbusmux.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/iodatabusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/iodatabusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iodatabusmux-RTL " "Found design unit 1: iodatabusmux-RTL" {  } { { "../../../../memory/iodatabusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iodatabusmux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675373 ""} { "Info" "ISGN_ENTITY_NAME" "1 iodatabusmux " "Found entity 1: iodatabusmux" {  } { { "../../../../memory/iodatabusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iodatabusmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/databusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/databusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 databusmux-RTL " "Found design unit 1: databusmux-RTL" {  } { { "../../../../memory/databusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/databusmux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675375 ""} { "Info" "ISGN_ENTITY_NAME" "1 databusmux " "Found entity 1: databusmux" {  } { { "../../../../memory/databusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/databusmux.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/iram_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/iram_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_quartus-SYN " "Found design unit 1: iram_quartus-SYN" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675377 ""} { "Info" "ISGN_ENTITY_NAME" "1 iram_quartus " "Found entity 1: iram_quartus" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-RTL " "Found design unit 1: dmemory-RTL" {  } { { "../../../../memory/dmemory.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/dmemory.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675379 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../../../memory/dmemory.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/dmemory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/decoder/iregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/decoder/iregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iregister-RTL " "Found design unit 1: iregister-RTL" {  } { { "../../../../decoder/iregister.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/iregister.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675381 ""} { "Info" "ISGN_ENTITY_NAME" "1 iregister " "Found entity 1: iregister" {  } { { "../../../../decoder/iregister.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/iregister.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_types " "Found design unit 1: decoder_types" {  } { { "../../../../decoder/decoder_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_types-body " "Found design unit 2: decoder_types-body" {  } { { "../../../../decoder/decoder_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder_types.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "../../../../decoder/decoder.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675385 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../../../decoder/decoder.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/core/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/core/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "../../../../core/core.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675387 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../../../core/core.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/m_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/m_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_types " "Found design unit 1: M_types" {  } { { "../../../../alu/m/M_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675388 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 M_types-body " "Found design unit 2: M_types-body" {  } { { "../../../../alu/m/M_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M_types.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M-RTL " "Found design unit 1: M-RTL" {  } { { "../../../../alu/m/M.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675390 ""} { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "../../../../alu/m/M.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/alu_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/alu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_types " "Found design unit 1: alu_types" {  } { { "../../../../alu/alu_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675391 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_types-body " "Found design unit 2: alu_types-body" {  } { { "../../../../alu/alu_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-RTL " "Found design unit 1: ULA-RTL" {  } { { "../../../../alu/alu.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675393 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../../../../alu/alu.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675395 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675398 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_system_probe/in_system_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/in_system_probe/in_system_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_system_probe " "Found entity 1: in_system_probe" {  } { { "db/ip/in_system_probe/in_system_probe.v" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/in_system_probe.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_system_probe/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/in_system_probe/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/in_system_probe/submodules/altsource_probe_top.v" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560675404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_lite " "Elaborating entity \"de0_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645560675474 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de0_lite.vhd(27) " "VHDL Signal Declaration warning at de0_lite.vhd(27): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675484 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de0_lite.vhd(28) " "VHDL Signal Declaration warning at de0_lite.vhd(28): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675485 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de0_lite.vhd(29) " "VHDL Signal Declaration warning at de0_lite.vhd(29): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675485 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de0_lite.vhd(30) " "VHDL Signal Declaration warning at de0_lite.vhd(30): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675485 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de0_lite.vhd(31) " "VHDL Signal Declaration warning at de0_lite.vhd(31): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675485 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de0_lite.vhd(32) " "VHDL Signal Declaration warning at de0_lite.vhd(32): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675485 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de0_lite.vhd(34) " "VHDL Signal Declaration warning at de0_lite.vhd(34): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675486 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de0_lite.vhd(35) " "VHDL Signal Declaration warning at de0_lite.vhd(35): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675486 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de0_lite.vhd(36) " "VHDL Signal Declaration warning at de0_lite.vhd(36): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675486 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de0_lite.vhd(37) " "VHDL Signal Declaration warning at de0_lite.vhd(37): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675486 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de0_lite.vhd(57) " "VHDL Signal Declaration warning at de0_lite.vhd(57): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675486 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de0_lite.vhd(58) " "VHDL Signal Declaration warning at de0_lite.vhd(58): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675486 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de0_lite.vhd(59) " "VHDL Signal Declaration warning at de0_lite.vhd(59): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675486 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de0_lite.vhd(60) " "VHDL Signal Declaration warning at de0_lite.vhd(60): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675486 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de0_lite.vhd(61) " "VHDL Signal Declaration warning at de0_lite.vhd(61): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675487 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de0_lite.vhd(64) " "VHDL Signal Declaration warning at de0_lite.vhd(64): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675487 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de0_lite.vhd(66) " "VHDL Signal Declaration warning at de0_lite.vhd(66): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675487 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked_sig de0_lite.vhd(84) " "Verilog HDL or VHDL warning at de0_lite.vhd(84): object \"locked_sig\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645560675487 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_sdram de0_lite.vhd(103) " "VHDL Signal Declaration warning at de0_lite.vhd(103): used implicit default value for signal \"ddata_r_sdram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675487 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state de0_lite.vhd(106) " "Verilog HDL or VHDL warning at de0_lite.vhd(106): object \"state\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645560675487 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_uart de0_lite.vhd(118) " "VHDL Signal Declaration warning at de0_lite.vhd(118): used implicit default value for signal \"ddata_r_uart\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675488 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_adc de0_lite.vhd(119) " "VHDL Signal Declaration warning at de0_lite.vhd(119): used implicit default value for signal \"ddata_r_adc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675488 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_i2c de0_lite.vhd(120) " "VHDL Signal Declaration warning at de0_lite.vhd(120): used implicit default value for signal \"ddata_r_i2c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675488 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ddata_r_stepmot de0_lite.vhd(146) " "VHDL Signal Declaration warning at de0_lite.vhd(146): used implicit default value for signal \"ddata_r_stepmot\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560675488 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] de0_lite.vhd(51) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at de0_lite.vhd(51)" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 51 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675502 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_input\[31..4\] de0_lite.vhd(110) " "Using initial value X (don't care) for net \"gpio_input\[31..4\]\" at de0_lite.vhd(110)" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 110 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675502 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "interrupts\[31\] de0_lite.vhd(125) " "Using initial value X (don't care) for net \"interrupts\[31\]\" at de0_lite.vhd(125)" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 125 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675502 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "interrupts\[17..0\] de0_lite.vhd(125) " "Using initial value X (don't care) for net \"interrupts\[17..0\]\" at de0_lite.vhd(125)" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 125 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675502 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "probe\[64..40\] de0_lite.vhd(145) " "Using initial value X (don't care) for net \"probe\[64..40\]\" at de0_lite.vhd(145)" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 145 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560675502 "|de0_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_system_probe in_system_probe:u0 " "Elaborating entity \"in_system_probe\" for hierarchy \"in_system_probe:u0\"" {  } { { "de0_lite.vhd" "u0" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560675568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/in_system_probe/in_system_probe.v" "in_system_sources_probes_0" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/in_system_probe.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560675627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/in_system_probe/submodules/altsource_probe_top.v" "issp_impl" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560675728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/in_system_probe/submodules/altsource_probe_top.v" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560675769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 64 " "Parameter \"probe_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 64 " "Parameter \"source_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560675772 ""}  } { { "db/ip/in_system_probe/submodules/altsource_probe_top.v" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645560675772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560675895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560676065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560676163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560676195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"in_system_probe:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560676354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "de0_lite.vhd" "pll_inst" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560676422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560676978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560676997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560676998 ""}  } { { "pll.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645560676998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560677078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560677078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iram_quartus iram_quartus:iram_quartus_inst " "Elaborating entity \"iram_quartus\" for hierarchy \"iram_quartus:iram_quartus_inst\"" {  } { { "de0_lite.vhd" "iram_quartus_inst" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../memory/iram_quartus.vhd" "altsyncram_component" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./software/quartus_blink.hex " "Parameter \"init_file\" = \"./software/quartus_blink.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677382 ""}  } { { "../../../../memory/iram_quartus.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645560677382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqv3 " "Found entity 1: altsyncram_uqv3" {  } { { "db/altsyncram_uqv3.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_uqv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560677430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560677430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqv3 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated " "Elaborating entity \"altsyncram_uqv3\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ult2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ult2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ult2 " "Found entity 1: altsyncram_ult2" {  } { { "db/altsyncram_ult2.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_ult2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560677482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560677482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ult2 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|altsyncram_ult2:altsyncram1 " "Elaborating entity \"altsyncram_ult2\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|altsyncram_ult2:altsyncram1\"" {  } { { "db/altsyncram_uqv3.tdf" "altsyncram1" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_uqv3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677483 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./software/quartus_blink.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./software/quartus_blink.hex -- setting all initial values to 0" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd" 63 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1645560677500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_uqv3.tdf" "mgl_prim2" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_uqv3.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_uqv3.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_uqv3.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 822083584 " "Parameter \"NODE_NAME\" = \"822083584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560677788 ""}  } { { "db/altsyncram_uqv3.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_uqv3.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645560677788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_uqv3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionbusmux instructionbusmux:instr_mux " "Elaborating entity \"instructionbusmux\" for hierarchy \"instructionbusmux:instr_mux\"" {  } { { "de0_lite.vhd" "instr_mux" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory dmemory:dmem " "Elaborating entity \"dmemory\" for hierarchy \"dmemory:dmem\"" {  } { { "de0_lite.vhd" "dmem" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "databusmux databusmux:datamux " "Elaborating entity \"databusmux\" for hierarchy \"databusmux:datamux\"" {  } { { "de0_lite.vhd" "datamux" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560677994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:myRiscv " "Elaborating entity \"core\" for hierarchy \"core:myRiscv\"" {  } { { "de0_lite.vhd" "myRiscv" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr core:myRiscv\|csr:ins_csr " "Elaborating entity \"csr\" for hierarchy \"core:myRiscv\|csr:ins_csr\"" {  } { { "../../../../core/core.vhd" "ins_csr" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iregister core:myRiscv\|iregister:ins_register " "Elaborating entity \"iregister\" for hierarchy \"core:myRiscv\|iregister:ins_register\"" {  } { { "../../../../core/core.vhd" "ins_register" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file core:myRiscv\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"core:myRiscv\|register_file:registers\"" {  } { { "../../../../core/core.vhd" "registers" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:myRiscv\|decoder:decoder0 " "Elaborating entity \"decoder\" for hierarchy \"core:myRiscv\|decoder:decoder0\"" {  } { { "../../../../core/core.vhd" "decoder0" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678161 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dmemory.bus_lag decoder.vhd(15) " "Using initial value X (don't care) for net \"dmemory.bus_lag\" at decoder.vhd(15)" {  } { { "../../../../decoder/decoder.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560678165 "|de0_lite|core:myRiscv|decoder:decoder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA core:myRiscv\|ULA:alu_0 " "Elaborating entity \"ULA\" for hierarchy \"core:myRiscv\|ULA:alu_0\"" {  } { { "../../../../core/core.vhd" "alu_0" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M core:myRiscv\|M:M_0 " "Elaborating entity \"M\" for hierarchy \"core:myRiscv\|M:M_0\"" {  } { { "../../../../core/core.vhd" "M_0" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quick_naive core:myRiscv\|M:M_0\|quick_naive:quick_div_signed " "Elaborating entity \"quick_naive\" for hierarchy \"core:myRiscv\|M:M_0\|quick_naive:quick_div_signed\"" {  } { { "../../../../alu/m/M.vhd" "quick_div_signed" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iodatabusmux iodatabusmux:io_data_bus_mux " "Elaborating entity \"iodatabusmux\" for hierarchy \"iodatabusmux:io_data_bus_mux\"" {  } { { "de0_lite.vhd" "io_data_bus_mux" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:generic_gpio " "Elaborating entity \"gpio\" for hierarchy \"gpio:generic_gpio\"" {  } { { "de0_lite.vhd" "generic_gpio" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer\"" {  } { { "de0_lite.vhd" "timer" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678299 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_counter_direction Timer.vhd(29) " "Verilog HDL or VHDL warning at Timer.vhd(29): object \"internal_counter_direction\" assigned a value but never read" {  } { { "../../../timer/Timer.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/timer/Timer.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645560678300 "|de0_lite|Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_displays led_displays:generic_displays " "Elaborating entity \"led_displays\" for hierarchy \"led_displays:generic_displays\"" {  } { { "de0_lite.vhd" "generic_displays" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_filt dig_filt:dig_fil " "Elaborating entity \"dig_filt\" for hierarchy \"dig_filt:dig_fil\"" {  } { { "de0_lite.vhd" "dig_fil" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560678409 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_reset dig_filt.vhd(103) " "VHDL Process Statement warning at dig_filt.vhd(103): signal \"data_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../dig_filt.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645560678411 "|de0_lite|dig_filt:dig_fil"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645560678849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.22.17:11:22 Progress: Loading slde7a58a48/alt_sld_fab_wrapper_hw.tcl " "2022.02.22.17:11:22 Progress: Loading slde7a58a48/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560682786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560685269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560685382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560687999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560688124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560688256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560688462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560688485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560688486 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645560689195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde7a58a48/alt_sld_fab.v" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/slde7a58a48/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560689455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560689455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560689605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560689605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560689608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560689608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560689705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560689705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560689839 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560689839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560689839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560689969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560689969 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:myRiscv\|register_file:registers\|ram_rtl_0 " "Inferred RAM node \"core:myRiscv\|register_file:registers\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1645560693695 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:myRiscv\|register_file:registers\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:myRiscv\|register_file:registers\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de10_lite.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/de10_lite.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:myRiscv\|register_file:registers\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"core:myRiscv\|register_file:registers\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de10_lite.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/de10_lite.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmemory:dmem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmemory:dmem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "dig_filt:dig_fil\|registers_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"dig_filt:dig_fil\|registers_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645560696790 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560696790 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645560696790 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:myRiscv\|M:M_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:myRiscv\|M:M_0\|Mult0\"" {  } { { "../../../../alu/m/M.vhd" "Mult0" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560696793 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:myRiscv\|M:M_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:myRiscv\|M:M_0\|Mult1\"" {  } { { "../../../../alu/m/M.vhd" "Mult1" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560696793 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645560696793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRiscv\|register_file:registers\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"core:myRiscv\|register_file:registers\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560696907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRiscv\|register_file:registers\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"core:myRiscv\|register_file:registers\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de10_lite.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de10_lite.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560696907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645560696907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jhl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jhl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jhl1 " "Found entity 1: altsyncram_jhl1" {  } { { "db/altsyncram_jhl1.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_jhl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560696954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560696954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmemory:dmem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"dmemory:dmem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560697021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmemory:dmem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"dmemory:dmem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697022 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645560697022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ls31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ls31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ls31 " "Found entity 1: altsyncram_ls31" {  } { { "db/altsyncram_ls31.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_ls31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560697071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560697071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig_filt:dig_fil\|altshift_taps:registers_rtl_0 " "Elaborated megafunction instantiation \"dig_filt:dig_fil\|altshift_taps:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560697328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig_filt:dig_fil\|altshift_taps:registers_rtl_0 " "Instantiated megafunction \"dig_filt:dig_fil\|altshift_taps:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697328 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645560697328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ggm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ggm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ggm " "Found entity 1: shift_taps_ggm" {  } { { "db/shift_taps_ggm.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/shift_taps_ggm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560697380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560697380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eca1 " "Found entity 1: altsyncram_eca1" {  } { { "db/altsyncram_eca1.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/altsyncram_eca1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560697431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560697431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q3f " "Found entity 1: cntr_q3f" {  } { { "db/cntr_q3f.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/cntr_q3f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560697497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560697497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjg " "Found entity 1: cntr_hjg" {  } { { "db/cntr_hjg.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/cntr_hjg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560697544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560697544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRiscv\|M:M_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:myRiscv\|M:M_0\|lpm_mult:Mult0\"" {  } { { "../../../../alu/m/M.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560697770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRiscv\|M:M_0\|lpm_mult:Mult0 " "Instantiated megafunction \"core:myRiscv\|M:M_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697770 ""}  } { { "../../../../alu/m/M.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645560697770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560697824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560697824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRiscv\|M:M_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"core:myRiscv\|M:M_0\|lpm_mult:Mult1\"" {  } { { "../../../../alu/m/M.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560697880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRiscv\|M:M_0\|lpm_mult:Mult1 " "Instantiated megafunction \"core:myRiscv\|M:M_0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645560697880 ""}  } { { "../../../../alu/m/M.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645560697880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/mult_tns.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560697926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560697926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645560698939 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "456 " "Ignored 456 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "456 " "Ignored 456 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1645560699059 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1645560699059 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645560699076 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1645560699076 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../gpio/led_displays.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd" 117 -1 0 } } { "db/shift_taps_ggm.tdf" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/shift_taps_ggm.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645560699143 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645560699143 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer\|internal_clock Timer:timer\|internal_clock~_emulated Timer:timer\|internal_clock~1 " "Register \"Timer:timer\|internal_clock\" is converted into an equivalent circuit using register \"Timer:timer\|internal_clock~_emulated\" and latch \"Timer:timer\|internal_clock~1\"" {  } { { "../../../timer/Timer.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/timer/Timer.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645560699144 "|de0_lite|Timer:timer|internal_clock"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1645560699144 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645560702260 "|de0_lite|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645560702260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560702517 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRiscv\|iregister:ins_register\|imm_s\[0\] Low " "Register core:myRiscv\|iregister:ins_register\|imm_s\[0\] will power up to Low" {  } { { "../../../../decoder/iregister.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/iregister.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1645560702729 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRiscv\|iregister:ins_register\|imm_b\[0\] Low " "Register core:myRiscv\|iregister:ins_register\|imm_b\[0\] will power up to Low" {  } { { "../../../../decoder/iregister.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/iregister.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1645560702729 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRiscv\|iregister:ins_register\|imm_b\[31\] Low " "Register core:myRiscv\|iregister:ins_register\|imm_b\[31\] will power up to Low" {  } { { "../../../../decoder/iregister.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/iregister.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1645560702729 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1645560702729 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645560707225 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[0\]~0 " "Logic cell \"core:myRiscv\|auipc_offtet\[0\]~0\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[0\]~0" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[1\]~2 " "Logic cell \"core:myRiscv\|auipc_offtet\[1\]~2\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[1\]~2" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[2\]~4 " "Logic cell \"core:myRiscv\|auipc_offtet\[2\]~4\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[2\]~4" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[3\]~6 " "Logic cell \"core:myRiscv\|auipc_offtet\[3\]~6\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[3\]~6" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[4\]~8 " "Logic cell \"core:myRiscv\|auipc_offtet\[4\]~8\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[4\]~8" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[5\]~10 " "Logic cell \"core:myRiscv\|auipc_offtet\[5\]~10\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[5\]~10" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[6\]~12 " "Logic cell \"core:myRiscv\|auipc_offtet\[6\]~12\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[6\]~12" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[7\]~14 " "Logic cell \"core:myRiscv\|auipc_offtet\[7\]~14\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[7\]~14" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[8\]~16 " "Logic cell \"core:myRiscv\|auipc_offtet\[8\]~16\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[8\]~16" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[9\]~18 " "Logic cell \"core:myRiscv\|auipc_offtet\[9\]~18\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[9\]~18" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[10\]~20 " "Logic cell \"core:myRiscv\|auipc_offtet\[10\]~20\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[10\]~20" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|auipc_offtet\[11\]~22 " "Logic cell \"core:myRiscv\|auipc_offtet\[11\]~22\"" {  } { { "../../../../core/core.vhd" "auipc_offtet\[11\]~22" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|jal_target\[0\]~0 " "Logic cell \"core:myRiscv\|jal_target\[0\]~0\"" {  } { { "../../../../core/core.vhd" "jal_target\[0\]~0" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRiscv\|Add1~0 " "Logic cell \"core:myRiscv\|Add1~0\"" {  } { { "../../../../core/core.vhd" "Add1~0" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560707259 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1645560707259 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645560707502 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645560707502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560707633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645560709445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560709445 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645560710217 "|de0_lite|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645560710217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6930 " "Implemented 6930 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645560710219 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645560710219 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1645560710219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6599 " "Implemented 6599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645560710219 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645560710219 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1645560710219 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645560710219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645560710219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645560710262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 22 17:11:50 2022 " "Processing ended: Tue Feb 22 17:11:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645560710262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645560710262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645560710262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560710262 ""}
