```verilog
// synthesis verilog_input_version verilog_2001
module top_module(
    input a, 
    input b,
    output wire out_assign,
    output reg out_alwaysblock
);

    // Method 1: Using an assign statement
    assign out_assign = a & b;

    // Method 2: Using a combinational always block
    always @(*) begin
        out_alwaysblock = a & b;
    end

endmodule
```